Operation of a non-volatile memory array

Details Operation of a non-volatile memory array Operation of a non-volatile memory array

2011-04-12

2011-04-12

Mai, Son L (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185220, C365S189050

Reexamination Certificate

active

07924628

ABSTRACT:
A cache programming operation which requires 2 SRAMs (one for the user and one for the array) may be combined with a multi-level cell (MLC) programming operation which also requires 2 SRAMs (one for caching the data and one for verifying the data), using only a total of two SRAMs (or buffers). One of the buffers (User SRAM) receives and stores user data. The other of the two buffers (Cache SRAM) may perform a caching function as well as a verify function. In this manner, if a program operation fails, the user can have its original data back so that he can try to reprogram it to a different place (address).

REFERENCES:
patent: 5768192 (1998-06-01), Eitan
patent: 5822245 (1998-10-01), Gupta et al.
patent: 5966603 (1999-10-01), Eitan
patent: 6011725 (2000-01-01), Eitan
patent: 6030871 (2000-02-01), Eitan
patent: 6133095 (2000-10-01), Eitan et al.
patent: 6215148 (2001-04-01), Eitan
patent: 6233180 (2001-05-01), Eitan et al.
patent: 6285574 (2001-09-01), Eitan
patent: 6292394 (2001-09-01), Cohen et al.
patent: 6396741 (2002-05-01), Bloom et al.
patent: 6448750 (2002-09-01), Shor et al.
patent: 6477084 (2002-11-01), Eitan
patent: 6490204 (2002-12-01), Bloom et al.
patent: 6552387 (2003-04-01), Eitan
patent: 6583007 (2003-06-01), Eitan
patent: 6633496 (2003-10-01), Maayan et al.
patent: 6636440 (2003-10-01), Maayan et al.
patent: 6643181 (2003-11-01), Sofer et al.
patent: 6649972 (2003-11-01), Eitan
patent: 6671204 (2003-12-01), Im
patent: 6707719 (2004-03-01), Shibata et al.
patent: 6798697 (2004-09-01), Hosono et al.
patent: 6954393 (2005-10-01), Lusky et al.
patent: 6963509 (2005-11-01), Ju
patent: 6967896 (2005-11-01), Eisen et al.
patent: 7062619 (2006-06-01), Dvir et al.
patent: 7173863 (2007-02-01), Conley et al.
patent: 7274595 (2007-09-01), Deml et al.
patent: 7301825 (2007-11-01), Seong et al.
patent: 2003/0016562 (2003-01-01), Im
patent: 2003/0117856 (2003-06-01), Lee et al.
patent: 2003/0174555 (2003-09-01), Conley et al.
patent: 1443521 (2004-08-01), None
patent: 1280161 (2006-01-01), None
Flash Memory Trends & Perspectives, Geoffrey MacGillivray, Semiconductor Insights. 2006 Flash Memory Summit.

Affiliated with

Also associated with

Rating

Operation of a non-volatile memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Operation of a non-volatile memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Operation of a non-volatile memory array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2683102