Boots – shoes – and leggings
Patent
1985-08-15
1989-09-19
Zache, Raulfe B.
Boots, shoes, and leggings
364228, 3642281, 3642461, 3642563, G06F 1210, G06F 1516
Patent
active
048687383
ABSTRACT:
An improved virtual memory computer system comprising a main processing unit for executing application and operating system software without virtual memory code and independently of virtual memory operation. A dedicated second processing unit is provided for maintaining a memory map, which translates addresses in the main processing unit address space into physical memory addressess of a primary memory. A network interface allows pages or segments of data from a secondary memory connected to a communications network to be transferred into the primary memory in a manner transparent to the operation of the main processing unit. A direct memory access (DMA) circuit transfer the header portion of a network-transferred page of data into a separate auxiliary addressable memory for storage of network overhead information, while the useful data portions of the page are stored directly in locations in the primary addressable memory. A requested page of data is then placed directly in a desired location in primary memory without the need for moving or retransferring the data within the primary memory to strip off network header information after a DMA transfer. The system is responsive to detect and correct a page fault condition prior to execution of the main processing unit instruction which generated the page fault, which obviates reexecution of instructions or correction of instruction execution results by the main processing unit.
REFERENCES:
patent: 3275991 (1962-12-01), Schneberger
patent: 3412382 (1965-11-01), Couleur et al.
patent: 3693165 (1972-09-01), Reiley et al.
patent: 3854126 (1974-12-01), Gray et al.
patent: 3902164 (1975-08-01), Kelley et al.
patent: 3938100 (1976-02-01), Steiner
patent: 3990051 (1976-11-01), Shelly
patent: 4037209 (1977-07-01), Nakajima et al.
patent: 4121286 (1978-10-01), Venton et al.
patent: 4145739 (1979-03-01), Dunning et al.
patent: 4282572 (1981-08-01), Moore, III, et al.
patent: 4493021 (1985-01-01), Agrawal et al.
patent: 4516199 (1985-05-01), Frieder et al.
patent: 4591982 (1986-05-01), Buonomo et al.
patent: 4597084 (1986-06-01), Dynneson et al.
patent: 4608631 (1986-08-01), Stiffler et al.
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4698753 (1987-10-01), Hubbins et al.
Denning, 1970, "Virtual Memory", Comp. Surv. 2,3:153-189, reprinted from Freeman, Software Systems Principles, A Survey, 1975, pp. 204-257.
Furht, et al., Borivoje, "A Survey of Microprocessor Architectures for Memory Management", Computer, pp. 48-67, Mar. 1987.
3D.Ready Implementation and Timing, Intel Corporation Microsystem Components Handbook, Microprocessors and Peripherals, vol. I(1985), pp. 3--305-3--307.
Alcorn John S.
Burleson David B.
Kish John W.
Lanier Business Products, Inc.
Munteanu Florin
Zache Raulfe B.
LandOfFree
Operating system independent virtual memory computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Operating system independent virtual memory computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Operating system independent virtual memory computer system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-373722