Operating method of memory device

Details Operating method of memory device Operating method of memory device

2008-07-08

2010-10-19

Le, Vu A (Department: 2824)

Static information storage and retrieval

Floating gate

Particular connection

C365S185170

Reexamination Certificate

active

07817472

ABSTRACT:
An operating method of a memory array is provided. The operating method includes performing a programming operation. The programming operation is performed by applying a first voltage to a bit line of the memory array and a second voltage to a plurality of word lines of the memory array to cause simultaneously programming a plurality of selected memory cells in the memory array.

REFERENCES:
patent: 6143607 (2000-11-01), Chi
patent: 6747899 (2004-06-01), Hsia et al.
patent: 6788573 (2004-09-01), Choi
patent: 6885585 (2005-04-01), Maayan et al.
patent: 6922363 (2005-07-01), Hsu et al.
patent: 7136306 (2006-11-01), Xue et al.
patent: 7317654 (2008-01-01), Kim et al.
patent: 2006/0171209 (2006-08-01), Sim et al.
patent: 2006/0209596 (2006-09-01), Li
patent: I220252 (2005-02-01), None

Affiliated with

Also associated with

Rating

Operating method of memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Operating method of memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Operating method of memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4227602