Operand queue for use in a floating point unit to reduce...

Details Operand queue for use in a floating point unit to reduce... Operand queue for use in a floating point unit to reduce...

2005-11-29

2005-11-29

Chan, Eddie (Department: 2183)

Electrical computers and digital processing systems: processing

Dynamic instruction dependency checking, monitoring or...

Commitment control or register bypass

C712S201000, C712S225000

Reexamination Certificate

active

06970996

ABSTRACT:
A floating point unit includes floating point processing units for executing floating point instructions that write operands to an external memory and for executing floating point instructions that read operands from the external memory. The floating point also includes an operand queue for storing a plurality of operands associated with one or more operations being processed in the floating point unit. The operand queue stores a first operand written by a floating point write instruction executed by a first one of the plurality of floating point processing units and supplies the first operand to a floating point read instruction executed by a second one of the plurality of floating point processing units when the first operand is committed or virtually committed.

REFERENCES:
patent: 5721855 (1998-02-01), Hinton et al.
patent: 5987593 (1999-11-01), Senter et al.
patent: 6021485 (2000-02-01), Feiste et al.
patent: 6141747 (2000-10-01), Witt

Affiliated with

Also associated with

Rating

Operand queue for use in a floating point unit to reduce... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Operand queue for use in a floating point unit to reduce..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Operand queue for use in a floating point unit to reduce... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3490520