Operand fetch control improvement

Details Operand fetch control improvement Operand fetch control improvement

1978-03-16

1980-02-19

Springborn, Harvy E.

Boots, shoes, and leggings

G06F 100

Patent

active

041897684

ABSTRACT:
Operand controls are provided in an I-unit using address operand pairs (AOPs), each pair consisting of a request register and a buffer register. When handling variable field length (VFL) instructions with source (SRC) and destination (DST) operand addresses, two AOPs are generally assigned to receive different parts of the first subline (e.g. doubleword) of the SRC operand; this is called a duplicate fetch and is used with any size VFL operand. Efficiency is improved for the special case in which the DST operand has all of its bytes confined to a single subline in main storage by detecting the special case and inhibiting a duplicate fetch signal to the I-unit controls which assign duplicate AOPs to an instruction. The SRC operand may have more than one subline but the alignment controls force all source operand bytes into a single subline for the special case. When the duplicate fetch signal is suppressed, only one AOP is assigned by the controls to the first subline fetch for the SRC operand.

REFERENCES:
patent: 3496550 (1970-02-01), Schachner
patent: 3569938 (1971-03-01), Eden et al.
patent: 3588829 (1971-06-01), Boland et al.
patent: 3806888 (1974-04-01), Brickman et al.
patent: 3896419 (1975-06-01), Lange et al.

Affiliated with

Also associated with

Rating

Operand fetch control improvement does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Operand fetch control improvement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Operand fetch control improvement will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-655831