Oscillators – Automatic frequency stabilization using a phase or frequency... – Tuning compensation
Reexamination Certificate
2007-09-04
2007-09-04
Pascal, Robert (Department: 2817)
Oscillators
Automatic frequency stabilization using a phase or frequency...
Tuning compensation
C331S018000, C331S025000, C331S00100A, C331S044000, C327S157000
Reexamination Certificate
active
11132894
ABSTRACT:
A phase locked loop (PLL) can include a test loop filter (100) that generates a control voltage (VCTRL) for input to a voltage controlled oscillator (VCO). In a test mode, a control voltage can be varied and resulting output frequencies recorded, from which an open loop bandwidth can be determined. A control voltage can be varied by enabling a switch element (104-1) that can provide a current path through load resistance (RL) of test loop filter (100). Current provided to the test loop filter can be varied according to test signals to provide a variable control voltage (VCTRL).
REFERENCES:
patent: 3810036 (1974-05-01), Bloedom
patent: 3845328 (1974-10-01), Hollingsworth
patent: 4980652 (1990-12-01), Tarusawa et al.
patent: 5206582 (1993-04-01), Ekstedt et al.
patent: 5355097 (1994-10-01), Scott et al.
patent: 5684434 (1997-11-01), Mann et al.
patent: 5745011 (1998-04-01), Scott
patent: 5877656 (1999-03-01), Mann et al.
patent: 6008703 (1999-12-01), Perrott et al.
patent: 6380811 (2002-04-01), Zarubinsky et al.
patent: 6433645 (2002-08-01), Mann et al.
patent: 6466078 (2002-10-01), Stiff
patent: 6625765 (2003-09-01), Krishnan
patent: 6670852 (2003-12-01), Hauck
patent: 6690224 (2004-02-01), Moore
patent: 6704381 (2004-03-01), Moyal et al.
patent: 6711226 (2004-03-01), Williams et al.
patent: 6744323 (2004-06-01), Moyal et al.
patent: 6753739 (2004-06-01), Mar et al.
patent: 6782068 (2004-08-01), Wilson et al.
patent: 6842710 (2005-01-01), Gehring et al.
patent: 6903613 (2005-06-01), Mitchell et al.
patent: 6911857 (2005-06-01), Stiff
patent: 6917661 (2005-07-01), Scott et al.
patent: 6949984 (2005-09-01), Siniscalchi
patent: 6956419 (2005-10-01), Mann et al.
patent: 6980060 (2005-12-01), Boerstler et al.
patent: 7030688 (2006-04-01), Dosho et al.
patent: 7132835 (2006-11-01), Arcus
patent: 2002/0149429 (2002-10-01), Sander
patent: 2003/0214360 (2003-11-01), Motoyoshi et al.
U.S. Appl. No. 60/678,397, Mohandas P. S.
Cypress Semiconductor Corporation
Haverstock & Owens LLP
Johnson Ryan J
Pascal Robert
LandOfFree
Open loop bandwidth test architecture and method for phase... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Open loop bandwidth test architecture and method for phase..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Open loop bandwidth test architecture and method for phase... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3788286