Boots – shoes – and leggings
Patent
1989-11-17
1994-08-16
Lee, Thomas C.
Boots, shoes, and leggings
3642214, 364224, 3642242, 364258, 3642581, 364259, 3642591, 3642594, 364DIG1, 36471509, 364736, 364768, 364787, G06F 750
Patent
active
053394470
ABSTRACT:
In an imaging system (5310), a histogram of images may be made by counting the number of "one" pixels in a matrix of image pixels. A ones counting circuit (5320) is provided to produce a binary number Y indicative of the number of "ones" in an input binary string X. The circuit (5320) comprises a matrix (5424) of counting cells (5426) arranged and interconnected in rows and columns. Each of the counting cells (5426) includes an AND gate (5428) coupled to an exclusive-OR (XOR) gate (5430). A binary string having X.sub.N bits may be thus counted employing a matrix having M rows, where M=log2(X.sub.N +1) rounded up to the nearest integer and N columns. An alternative embodiment employs a minimized matrix. This minimized matrix has M rows, where M=log2(X.sub.N +1) rounded up to the nearest integer. The minimized matrix has N=X.sub.N -2.sup.r elements in each row, where r is the row number ranging from zero for the first row to (M-1) for the last row.
REFERENCES:
patent: 3800130 (1974-03-01), Martinson et al.
patent: 4054788 (1977-10-01), Maitland et al.
patent: 4161032 (1979-07-01), Williams
patent: 4331951 (1982-05-01), Flora et al.
patent: 4449185 (1984-05-01), Oberman et al.
patent: 4463439 (1984-07-01), Weinberger
patent: 4481852 (1984-11-01), Makuta et al.
patent: 4507746 (1985-03-01), Fletcher, Jr.
patent: 4633245 (1986-12-01), Blout et al.
patent: 4719590 (1988-01-01), Aman
patent: 4785393 (1988-11-01), Chu et al.
patent: 4815114 (1989-03-01), Pham
patent: 4907194 (1990-03-01), Yamada et al.
patent: 4967107 (1990-10-01), Kaplinsky
patent: 4980577 (1990-12-01), Baxter
patent: 4991122 (1991-02-01), Sanders
patent: 5027310 (1991-06-01), Dalrymple
patent: 5031136 (1991-07-01), Nishiyama et al.
patent: 5046037 (1991-09-01), Cognault et al.
patent: 5047974 (1991-09-01), Young
patent: 5134272 (1992-07-01), Tsuchiya et al.
patent: 5159568 (1992-10-01), Adiletta et al.
patent: 5163101 (1992-11-01), Deering
A. M. Despain, et al., "High Performance Prolog, The Multiplicative Effect of Several Levels of Implementation", IEEE, pp. 178-184, 1986.
"Real Time 30 Object Tracking in a Rapid Prototyping Environment", by Robert J. Gove, in Electronic Imaging '88 (1988).
"Integration of Symbolic and Multiple Digital Signal Processors with the Explorer/Odyssey for Image Processing and Understanding Applications", by Robert J. Gove, in Processing of the IEEE International Symposium on Circuits and Systems, pp. 968-971 (May, 1987).
"The Use of Parallel-Processing Computers in Digital Image Processing", by Lew Brown, published by Alliant Computer Systems Corp., Little M.
"Vitec Parallel C Compiler", by T. Butler, published by Visual Information Technologies, Inc., Plano, Tex. pp. 741-747.
"A Single Board Image Computer with 64 Parallel Processors" by Stephen Wilson, published in Electronic Imaging '87 International Electronic Imaging Exposition & Conference (1987), pp. 470-475.
"The Androx Parallel Image Array Processor", by Wayne Threatt, in Electronic Imaging '87, International Electronic Imaging Exposition & Conference (1987), pp. 1061-1064.
"Design of a Massively Parallel Processor", by Kenneth Batcher, IEEE Transactions on Computers, vol. C-29, No. 9 (1980).
"High Resolution Frame Grabbing and Processing Through Parallel Architecture", by Daniel Crevier, published by Coreco, Inc., Quebec, Canada.
"Multiple Digital Signal Processor Environment for Intelligent Signal Processing" by Gass, et al., in Proceedings of the IEEE, vol. 75, No. 9 (Sep. 1987) pp. 1246-1259.
"Architecture and Design of the Mars Hardware Accelerator", Agrawall, et al. in 24th ACM/IEEE Design Automation Conference (1987), pp. 101-107.
"Digital Video & Image Processors", by O'Brien, Mather & Holland, published by Plesssey Semiconductors (1989).
"An Architectural Study, Design and Implementation of Digital Image Acquisition, Processing and Display Systems in the Micro-Processor-Based Personal Computers and Charge-Coupled Device Imaging Technology", a dissertation by Robert J. Gove SMU (1986).
"A Medium Grained Parallel Computer for Image Processing", by R. S. Cok, published by Digital Technology Center, Eastman Kodak Co., Rochester, N.Y.
Donaldson Richard L.
Kesterson James C.
Lee Thomas C.
Marshall, Jr. Robert D.
Texas Instruments Incorporated
LandOfFree
Ones counting circuit, utilizing a matrix of interconnected half does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ones counting circuit, utilizing a matrix of interconnected half, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ones counting circuit, utilizing a matrix of interconnected half will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-960439