One row wavelet sensor layout for resistivity imaging

Details One row wavelet sensor layout for resistivity imaging One row wavelet sensor layout for resistivity imaging

2007-06-27

2010-12-28

Patidar, Jay M (Department: 2858)

Electricity: measuring and testing

Of geophysical surface or subsurface in situ

Using electrode arrays, circuits, structure, or supports

Reexamination Certificate

active

07859265

ABSTRACT:
A sensor electrode for imaging a formation. The sensor includes a geometry either reduces or substantially limits spatial aliasing in formation data. The aliasing is the result of imaging the formation with an array of the sensor electrodes.

REFERENCES:
patent: 3065405 (1962-11-01), Jarrett
patent: 4259728 (1981-03-01), Geary et al.
patent: 4468623 (1984-08-01), Gianzero et al.
patent: 4618828 (1986-10-01), Raynal
patent: 5629517 (1997-05-01), Jackson et al.
patent: 6568486 (2003-05-01), George
patent: 6711502 (2004-03-01), Mollison et al.
patent: 6794875 (2004-09-01), Strickland
patent: 7034538 (2006-04-01), Strack et al.
patent: 2008/0252608 (2008-10-01), Geaghan
patent: 2010/0023268 (2010-01-01), Gold et al.
patent: 2007102377 (2007-04-01), None
Schanz, et al. “Smart CMOS Image Sensor Arrays”. IEEE Transactions on Electron Devices, vol. 44, No. 10, Oct. 1997. pp. 1699-1705.

Affiliated with

Also associated with

Rating

One row wavelet sensor layout for resistivity imaging does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with One row wavelet sensor layout for resistivity imaging, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and One row wavelet sensor layout for resistivity imaging will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4191542