On-line, limited mode, built-in fault detection/isolation system

Details On-line, limited mode, built-in fault detection/isolation system On-line, limited mode, built-in fault detection/isolation system

1986-09-08

1988-02-23

Atkinson, Charles E.

Excavating

371 62, G01R 3128, G06F 1100

Patent

active

047275480

ABSTRACT:
A mechanism for the testing of digital signal processing circuitry (state machines and combinational logic) is built-in and continuously on-line with the system being tested. The operation of the signal processing architecture is monitored dynamically, namely across state transitions, employing a parity prediction operator which predicts the parity that should be produced by combining the contents of selected inputs and outputs of the architecture prior to and subsequent to a signal processing transition. If, due to a single bit failure, the predicted parity is not achieved, the output of an error detector will indicate a state other than that corresponding to the predicted parity and thereby report an error. To ensure accurate operation of the error reporting mechanism, the error signal is modulated by a clock signal the frequency of which is relatively low compared with the system clock that controls state transitions. The detection of interconnect wiring faults (e.g. among state machines) is accomplished by executing an exclusive-OR modulation of the digital signals with a prescribed clock signal the frequency of which is lower than the highest signal level transition rate expected on a communication link upstream of transmission over the link whose continuity is being tested. At the downstream end of the link, immediately adjacent entry into the state machine, the link is coupled to an activity detector. If the activity detector fails to detect change of state activity (i.e. the modulating clock) during a prescribed time window, a fault on the link is declared.

REFERENCES:
patent: 3555255 (1971-01-01), Toy
patent: 3567916 (1971-03-01), Fullton, Jr.
patent: 3732407 (1973-05-01), Brewster et al.
patent: 3805040 (1974-04-01), Boden et al.
patent: 3911261 (1975-10-01), Taylor
patent: 4291407 (1981-09-01), Armstrong
patent: 4524449 (1985-06-01), Colling

Affiliated with

Also associated with

Rating

On-line, limited mode, built-in fault detection/isolation system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with On-line, limited mode, built-in fault detection/isolation system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-line, limited mode, built-in fault detection/isolation system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-606718