Data processing: measuring – calibrating – or testing – Testing system – Of circuit
Reexamination Certificate
2007-08-28
2007-08-28
Cosimano, Edward (Department: 2863)
Data processing: measuring, calibrating, or testing
Testing system
Of circuit
C326S037000, C326S038000, C326S039000, C326S040000, C702S123000, C713S001000, C713S002000, C713S100000, C716S030000, C716S030000
Reexamination Certificate
active
11330418
ABSTRACT:
Reconfigurable circuits with configuration data loaders are described herein. The configuration data loaders are adapted to enable on circuit finalization of configuration data provided in symbolic form, not fully resolved.
REFERENCES:
patent: 3466641 (1969-09-01), Putman
patent: 3473160 (1969-10-01), Wahlstrom
patent: 3495220 (1970-02-01), Stockert et al.
patent: 5426379 (1995-06-01), Trimberger
patent: 6191614 (2001-02-01), Schultz et al.
patent: 6204687 (2001-03-01), Schultz et al.
patent: 6255848 (2001-07-01), Schultz et al.
patent: 6262596 (2001-07-01), Schultz et al.
patent: 6265894 (2001-07-01), Reblewski et al.
patent: 6388465 (2002-05-01), Barbier et al.
patent: 6429682 (2002-08-01), Schultz et al.
patent: 6594810 (2003-07-01), Reblewski et al.
patent: 2003/0055658 (2003-03-01), RuDusky
patent: 2004/0178820 (2004-09-01), Barbier et al.
patent: 2007/0057693 (2007-03-01), Reblewski
Yu et al., “Defect-tolerant fpga switch block and connection block with fine-grain redundancy for yield enhancement,” Filed Programmable Logic and Applications, 2005, International Conference on Tampere, Finland, Aug. 24-26, 2005, Piscataway, NJ, USA IEEE, pp. 255-262, EP010840012.
US 5,829,961, 4/1999, Trimberger (withdrawn).
Yu et al., “Defect Tolerance for Yield Enhancement of FPG Interconnect Using Fine-grain and Coarse-grain Redundancy,” M.A.SC. Thesis, Aug. 2005, pp. 1-75, XP002432579, Department of Electrical and Computer Engineering, University of British Columbia.
Krasteva et al., “Straight Method for Reallocation of Complex Cores by Dynamic Reconfiguration in Virtex II FPGAs,” Rapid System Prototyping, 2005 (RSP 2005), The 16th IEEE International Workshop on Montreal, Canada, Jun. 8-10 2005, Piscataway, NJ, USA, IEEE, pp. 77-83, XP010836611.
Sundararajan et al., “Run-Time defect tolerance using JBits,” Proceedings of the 2001 ACM/SIGDA Ninth International Symposium on filed programmable gate arrays, 2001, pp. 193-198, XP002432580.
Cosimano Edward
M2000
Schwabe Williamson & Wyatt P.C.
LandOfFree
On circuit finalization of configuration data in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with On circuit finalization of configuration data in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On circuit finalization of configuration data in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3892012