On chip semiconductor memory arbitrary pattern, parallel test ap

Details On chip semiconductor memory arbitrary pattern, parallel test ap On chip semiconductor memory arbitrary pattern, parallel test ap

1989-08-30

1991-10-22

Beausoliel, Robert W.

Excavating

365201, G06F 1100

Patent

active

050602306

ABSTRACT:
An apparatus for parallel testing of a semiconductor memory with arbitrary data patterns and capable of being integrated on the memory chip. The semiconductor memory test device in a preferred embodiment is compatible with hierarchical data bus lines including an input/output line pair (I/O, I/O), a plurality of sub-input/output line pairs (SIO1SIO1; SIO2, SIO2) and a plurality of bit line pairs (BL1, BL1; BL6, BL6). A plurality of comparators (50) and a plurality of registers (60) are provided corresponding to a plurality of sub-input/output line pairs (SIO1, SIO2; SIO2, SIO2). The plurality of registers (50) which also functions as intermediated output amplifiers can hold random data applied through the input/output line pair (I/O, I/O). The plurality of comparators (60) is provided to determine whether or not data read out onto a plurality of sub-input/output line pairs (SIO1, SIO1; SIO2, SIO2) from a row of memory cells (MC1, MC2) corresponding to a single word line (WL) match respective data held in the plurality of registers (60).

REFERENCES:
patent: 4541090 (1985-09-01), Shiragasawa
patent: 4667330 (1987-05-01), Kumagai
patent: 4715034 (1987-12-01), Jacobson
patent: 4733394 (1988-03-01), Giebel
patent: 4811294 (1989-03-01), Kobayashi
patent: 4841525 (1989-06-01), Lieske
patent: 4860260 (1989-08-01), Saito
patent: 4885748 (1989-12-01), Hoffmann
patent: 4916700 (1990-04-01), Ito
patent: 4962500 (1990-10-01), Nakagawa
M. Kumanoyo et al. "A 90ns 1Mb DRAM with Multi-Bit Test Mode" Digest of Technical Papers, 1985, IEEE International Solid-State Circuits Conference (Feb. 15, 1985), pp. 240-241.
T. Ohsawa et al "A 60ns 4Mb CMOS DRAM with Built-in Self-Test" Digest of Technical Papers, 1987, IEEE International Solid-State Circuits Conference (Feb. 27, 1987), pp. 286-287).
IBM Technical Disclosure Bulletin, vol. 30, No. 8, (Jan. 1988).
J. Inoue, et al, "Parallel Testing Technology for VLSI Memories", ITC Proceedings (1987), pp. 1066-1071.
T. Mano, et al, "Circuit Technologies for 16Mb DRAMS", 1987 IEEE Intern'l Solid-State Cir. Conf., pp. 22-23, 323-324.
A. Shah, et al., "A 4Mb DRAM With Cross-Point Trench Transistor Cell", 1986 IEEE International Solid State Conf. (Feb. 21, 1986), pp. 268-269, 369.
K. Arimoto et al "A 69ns 3.3V 16Mb DRAM" Digest of Technical Papers 1989 IEEE International Solid-State Circuits Conference (Feb. 17, 1989), pp. 244-245.
T. Takeshima et al "A 55ns 16Mb DRAM" Digest of Technical Papers, 1989 IEEE International Solid-State Circuits Conference (Feb. 17, 1989) pp. 246-247.

Affiliated with

Also associated with

Rating

On chip semiconductor memory arbitrary pattern, parallel test ap does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with On chip semiconductor memory arbitrary pattern, parallel test ap, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On chip semiconductor memory arbitrary pattern, parallel test ap will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-115490