Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2005-06-21
2009-06-30
Abelson, Ronald (Department: 2419)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S392000, C370S407000, C370S409000
Reexamination Certificate
active
07555001
ABSTRACT:
A system for routing a data packet between N elements includes N network interfaces respectively connected to the N elements, with N being an even integer, and an on-chip packet-switched communication network arranged in a ring structure. The packet-switched communication network includes N routers respectively connected to the N interfaces, and N pairs of opposite uni-directional ring links. Each pair of ring links couples two adjacent routers in the ring structure, and each ring link provides two virtual channels. There are N/2 pairs of opposite uni-directional crossing links, with each pair of crossing links coupling two diametrically opposite routers in the ring structure. Processing circuitry is distributed within the N routers and the N network interfaces for determining direction of the data packet to be transmitted over a path from a source element to a destination element in the ring structure, and for determining at each router in the path which virtual channel is to be used to avoid deadlocks in the transmission.
REFERENCES:
patent: 6975588 (2005-12-01), Katukam et al.
patent: 7027390 (2006-04-01), Wakai et al.
patent: 7307947 (2007-12-01), Okuno
patent: 1257100 (2002-11-01), None
W.J. Dally , C.L. Seitz, “Deadlock-Free Message Routing in Multiprocessor Interconnection Networks,” IEEE Transactions on Computers, May 1987 (vol. 36 No. 5) pp. 547-553.
Dally et al., Route Packets, Not Wires: On-Chip Interconnection Networks, Proceedings of the 38thAnnual Design Automation Conference (DAC), Las Vegas, NV, Jun. 18-22, 2001, vol. CONF. 38, pp. 689-689.
Ye et al., Packetization and Routing Analysis of On-Chip Multiprocessor Networks, Journal of Systems Architecture, Elsevier Science Publishers Bv., Amsterdam, NL, vol. 50, No. 2-3, Feb. 2004, pp. 81-104.
Karim et al., On-Chip Communication Architecture for OC-768 Network Processors, Proceedings of the 38thAnnual Design Automation Conference (DAC), Las Vegas, NV, Jun. 18-22, 2001, vol. CONF. 38, pp. 678-683.
Coppola Marcello
Locatelli Riccardo
Maruccia Giuseppe
Pieralisi Lorenzo
Abelson Ronald
Allen Dyer Doppelt Milbrath & Gilchrist, P.A.
Jorgenson Lisa K.
STMicroelectronics SA
LandOfFree
On-chip packet-switched communication system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with On-chip packet-switched communication system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-chip packet-switched communication system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4107681