On-chip on-line AC and DC clock tree error detection system

Details On-chip on-line AC and DC clock tree error detection system On-chip on-line AC and DC clock tree error detection system

1987-03-02

1989-03-07

Smith, Jerry

Excavating

371 61, G06F 1100

Patent

active

048113433

ABSTRACT:
A test circuit for producing a "fail" signal if a clock path driver circuit develops an AC or DC defect. In the simplest embodiment, this test circuit comprises a time delay block for providing a delayed clock signal and its complement, with a delay that exceeds the signal propagation time through the clock receiver and driver; a latch which, in one embodiment, is clocked by the complement of the delayed clock signal to receive the drive signal and to generate pulses which do not overlap in time with the pulses of the delayed clock signal during normal circuit operation; and a gate for detecting such a pulse overlap and for generating an error signal to indicate an AC or DC fault. This circuit effectively detects AC faults at one edge of the clock pulse and one type of DC fault.
In a further embodiment of the present invention, this circuit can be combined with a complementary circuit to detect AC faults at both edges of the clock pulse.
In a preferred embodiment, the present test circuit is used with a plurality of clock trees on a chip, and all of the error signals from these test circuits are combined to form a single chip error signal.

REFERENCES:
patent: 3056108 (1962-09-01), Heineck
patent: 3328688 (1967-06-01), Brooks
patent: 3496477 (1970-02-01), Page
patent: 3521172 (1970-07-01), Harmon
patent: 4144448 (1979-03-01), Pisciotta et al.
patent: 4178554 (1979-04-01), Sase et al.
patent: 4295220 (1981-10-01), Blum et al.
patent: 4362957 (1982-12-01), Stern
patent: 4392226 (1983-07-01), Cook
patent: 4542509 (1985-09-01), Buchanan et al.
patent: 4564943 (1986-01-01), Collins et al.
T. Hill, "Variable Frequency Clock Clock", IBM TDB, vol. 1, No. 3, 10/ 1958, pp. 19-20.
P. James "Anomaly Detection in Overlapping Multiphase Clock", IBM TDB, vol. 22, No. 2, 7/1979, pp. 792-793.

Affiliated with

Also associated with

Rating

On-chip on-line AC and DC clock tree error detection system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with On-chip on-line AC and DC clock tree error detection system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-chip on-line AC and DC clock tree error detection system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1675954