Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2007-10-02
2007-10-02
Pham, Brenda (Department: 2616)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S362000
Reexamination Certificate
active
10207298
ABSTRACT:
An OCN for integrated processing elements including a network with multiple ports and multiple port interfaces. The ports and the port interfaces conform to a consistent port protocol. Each port interface converts information between bus transactions of a corresponding processing element and network packets and exchanges network packets with other port interfaces. Each port includes an arbitration interface and a data interface and the network includes an interconnect and an arbiter. The interconnect includes selectable data paths between the ports for packet datum transfer. A port source interface submits transaction requests and provides packet datums upon receiving an acknowledgement. A port destination interface receives packet datums via available input buffers. Each transaction request includes a transaction size and a destination port address. The arbiter receives transaction requests, arbitrates among transaction requests, provides acknowledgements and controls the interconnect to select data paths between sources and destinations.
REFERENCES:
patent: 4400771 (1983-08-01), Suzuki et al.
patent: 6108739 (2000-08-01), James et al.
patent: 6122680 (2000-09-01), Holm et al.
patent: 6317804 (2001-11-01), Levy et al.
patent: 6574688 (2003-06-01), Dale et al.
patent: 6715023 (2004-03-01), Abu-Lebdeh et al.
patent: 6725307 (2004-04-01), Alvarez et al.
patent: 6748479 (2004-06-01), Sano et al.
patent: 6751698 (2004-06-01), Deneroff et al.
patent: 2002/0034351 (2002-03-01), Wickman et al.
patent: 2004/0215868 (2004-10-01), Solomon et al.
patent: 2004/0225781 (2004-11-01), Kotlowski et al.
Bursky, “Comm Processor Offloads Host, Delivers Gigabit Data Streams,” Electronic Design, The Authority on Emerging Technologies for Design Solutions, (XP-002272942), 2002, p. 1.
IP Interface, Semiconductor Reuse Standard, Motorola, SRS041PI, V 2.0 (XP-002272944), 1999, pp. 4-1 to 4-148.
Benini et al., “Networks on Chips: A New SoC Paradigm,” IEEE (XP-001091890), 2002, pp. 70-78.
Saastamoinen et al., “Interconnect IP Node for Future System-on-Chip Designs,” IEEE Proceedings of the First IEEE International Workshop on Electronic Design, Test and Applications, (XP-002272946), 2002, 5 pgs.
Dally et al., “Route Packets, Not Wires: On-Chip Interconnection Networks,” Computer Systems Laboratory, Stanford University, 2001, pp. 684-689.
Wiklund, “Switched Interconnect for Embedded System-on-Chip Signal Processing Designs,” Dept. of Physics and Measurement Technology, Linkopings University, Sweden, (XP-002272945), 2 pgs.
Bouvier, “Motorola's e500 Integrated Host Processor,” Motorola Semiconductor Products Sector, Microprocessor Forum 2001, (XP-002272943), 17 pgs.
PCT/US03/21849 International Search Report.
Levy, Markus, “Motorola's MPC8540 Parts Ocean, Smart Peripherals and e500 Core Communicate Via Crossbar Switch,” Microprocessor Report, Dec. 17, 2001, pp. 1-4.
Guerrier, Pierre et al., “A Generic Architecture for On-Chip Packet-Switched Interconnections,” Universite Pierre et Marie Curie, 1999, pp. 1-7.
Bouvier, Dan, “RapidIO™, An Embedded System Component Network Architecture,”, Mar. 2000, pp. 1-19.
RapidIO Trade Association, RapidIO™ Interconnect Specification, Rev. 1.2, Jun. 2002. RapidIO Trade Association, pp. i-xxxvi and I1-IV124.
Sonics Inc., Product Brief, “SiliconBackplane™ MicroNetwork,” 2002, 2 pages.
Sonic Inc., “SiliconBackplane MicroNetwork,” from http://www.sonicinc.com/sonics/products/siliconbackplane, Copyright 2000-2002, Sonics Inc., 5 pages.
Sonics Inc., “Sonic μNetworks Technical Overview,” Jan. 2002, pp. i-viii and pp. 1-52.
Dorr Martin L.
Garinger Ned D.
Naumann Mark W.
Walker Gary A.
Freescale Semiconductor Inc.
Pham Brenda
Stanford Gary R.
LandOfFree
On chip network does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with On chip network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On chip network will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3826640