Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2007-08-07
2007-08-07
Jackson, Stephen W. (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
Reexamination Certificate
active
10446049
ABSTRACT:
An on-chip latch-up protection circuit. The lath-up protection circuit includes a core circuit, a power switch, and a current extractor. The power switch controls major current flowing through the core circuit. The current extractor detects amplitude of the major current. The power switch, the core circuit and the current extractor are coupled in series between a relatively-high power line and a relatively-low power line. When the major current surpasses a predetermined amplitude, the power switch is turned off, causing latch-up stops.
REFERENCES:
patent: 6735755 (2004-05-01), Shau
patent: 6765771 (2004-07-01), Ker et al.
Jiang Hsin-Chin
Ker Ming-Dou
Peng Jeng-Jie
Berkeley Law & Technology Group LLP
Jackson Stephen W.
LandOfFree
On-chip latch-up protection circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with On-chip latch-up protection circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-chip latch-up protection circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3849278