On-chip interface and DMA controller with interrupt functions fo

Details On-chip interface and DMA controller with interrupt functions fo On-chip interface and DMA controller with interrupt functions fo

1993-09-27

1996-04-30

Kim, Matthew M.

Boots, shoes, and leggings

364DIG1, 364DIG2, 36424231, 395853, 395868, G06F 1328

Patent

active

055133746

ABSTRACT:
A single chip digital signal processor (DSP) includes memory mapped resources and an on-chip direct memory access controller (DMAC). The memory mapped resources of the DSP include an on-chip program memory, an on-chip data memory, internal registers and memory mapped external memories and peripheral devices. The DMAC includes separate address and count registers for handling a primary data transfer and two interrupt data transfers. The count registers share the same decrementer and the address registers share the same address computation circuit. The DMAC also has a dedicated interrupt controller for handling interrupts from a host computer and from peripheral devices. The DMAC processes interrupts from the host and two peripheral devices while a primary direct memory access transfer is being performed by the DMAC without having to store address register and count register information in a memory stacking area. As a result, the DMAC can switch from a primary DMA transfer to an interrupt DMA transfer or a host DMA transfer and back without using any instruction cycles for "overhead" associated with storing and restoring registers in a memory stacking area. The DMAC also includes a host computer interface that processes host originated data transfer commands for transferring data to and from memory mapped resources of the DSP, and commands for setting the mode of operation of the DSP.

REFERENCES:
patent: 4245305 (1981-01-01), Gechele et al.
patent: 4467420 (1984-08-01), Murakami et al.
patent: 4498135 (1985-02-01), Caudel
patent: 4502117 (1985-02-01), Kihara
patent: 4503500 (1985-03-01), Magar
patent: 4520458 (1985-05-01), Hattori et al.
patent: 4535404 (1985-08-01), Shenk
patent: 4631659 (1986-12-01), Hayn, II et al.
patent: 4636656 (1987-01-01), Snowden et al.
patent: 4692895 (1987-09-01), Huffman
patent: 4760524 (1988-07-01), Iwasaki et al.
patent: 4819164 (1989-04-01), Branson
patent: 4853847 (1989-08-01), Ohuchi
patent: 4896266 (1990-01-01), Klashka et al.
patent: 4912632 (1990-03-01), Gach et al.
patent: 4920480 (1990-04-01), Murakami et al.
patent: 4935867 (1990-06-01), Wang et al.
patent: 4958276 (1990-09-01), Kiuchi et al.
patent: 4992960 (1991-02-01), Yamaoka et al.
patent: 5057996 (1991-10-01), Cutler et al.
patent: 5070473 (1991-12-01), Takano et al.
patent: 5151986 (1992-09-01), Langan et al.
patent: 5155812 (1992-10-01), Ehlig et al.
patent: 5175864 (1992-12-01), Tairaku et al.
patent: 5179689 (1993-01-01), Leach et al.
patent: 5228139 (1993-07-01), Miwa et al.
patent: 5276836 (1994-01-01), Fukumaru et al.
patent: 5287486 (1994-02-01), Yamasaki et al.
patent: 5379381 (1995-01-01), Lamb

Affiliated with

Also associated with

Rating

On-chip interface and DMA controller with interrupt functions fo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with On-chip interface and DMA controller with interrupt functions fo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-chip interface and DMA controller with interrupt functions fo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-637453