On-chip inter-network performance optimization using...

Details On-chip inter-network performance optimization using... On-chip inter-network performance optimization using...

2007-08-07

2007-08-07

Wiley, David (Department: 2143)

Electrical computers and digital processing systems: multicomput

Distributed data processing

Processing agent

C709S218000, C709S249000, C370S401000, C370S402000

Reexamination Certificate

active

10138772

ABSTRACT:
A method and apparatus for on-chip inter-network performance optimization using configurable performance parameters have been described.

REFERENCES:
patent: 5923860 (1999-07-01), Olarig
patent: 5948089 (1999-09-01), Wingard et al.
patent: 5987541 (1999-11-01), Hewitt
patent: 6034542 (2000-03-01), Ridgeway
patent: 6041400 (2000-03-01), Ozcelik et al.
patent: 6122664 (2000-09-01), Boukobza et al.
patent: 6182183 (2001-01-01), Wingard et al.
patent: 6253243 (2001-06-01), Spencer
patent: 6330225 (2001-12-01), Weber et al.
patent: 6336138 (2002-01-01), Caswell et al.
patent: 6539225 (2003-03-01), Lee
patent: 6549516 (2003-04-01), Albert et al.
patent: 6578117 (2003-06-01), Weber
patent: 6654798 (2003-11-01), Skibinski et al.
patent: 6671724 (2003-12-01), Pandya et al.
patent: 6683474 (2004-01-01), Ebert et al.
patent: 6718416 (2004-04-01), Self et al.
patent: 6721793 (2004-04-01), Corless
patent: 6725313 (2004-04-01), Wingard et al.
patent: 6766406 (2004-07-01), Gasperini et al.
patent: 6785256 (2004-08-01), O'Neill
patent: 6785753 (2004-08-01), Weber et al.
patent: 6795857 (2004-09-01), Leung et al.
patent: 6804738 (2004-10-01), Weber
patent: 6804757 (2004-10-01), Weber
patent: 6816814 (2004-11-01), Ebert et al.
patent: 6859931 (2005-02-01), Cheyer et al.
patent: 6880133 (2005-04-01), Meyer et al.
patent: 6961834 (2005-11-01), Weber
patent: 6976106 (2005-12-01), Tomlinson et al.
patent: 2002/0046260 (2002-04-01), Day, II
patent: 2002/0138287 (2002-09-01), Chen et al.
patent: 2002/0138615 (2002-09-01), Schmeling
patent: 2002/0141401 (2002-10-01), Albert et al.
patent: 2002/0143653 (2002-10-01), DiLena et al.
patent: 2002/0169854 (2002-11-01), Tarnoff
patent: 2002/0184300 (2002-12-01), Schmeling et al.
patent: 2003/0018738 (2003-01-01), Boylan et al.
patent: 2003/0069960 (2003-04-01), Symons et al.
patent: 2003/0074520 (2003-04-01), Weber
patent: 2003/0126192 (2003-07-01), Magnussen
patent: 2003/0167144 (2003-09-01), Wang et al.
patent: 2003/0208566 (2003-11-01), Weber et al.
patent: 2003/0208611 (2003-11-01), Weber et al.
patent: 2004/0015961 (2004-01-01), Chefalas et al.
patent: 1376932 (2004-01-01), None
patent: WO 9963727 (1999-12-01), None
patent: WO 02/13024 (2002-02-01), None

Affiliated with

Also associated with

Rating

On-chip inter-network performance optimization using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with On-chip inter-network performance optimization using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-chip inter-network performance optimization using... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3841538