Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2007-01-02
2007-01-02
Hoang, Huan (Department: 2827)
Static information storage and retrieval
Floating gate
Particular biasing
C365S189110, C365S185190
Reexamination Certificate
active
11044948
ABSTRACT:
Circuit methods, and apparatus that provide waveforms having controlled rise and fall times, as well as accurate peak voltages. One embodiment provides circuitry for generating a clock signal and a current that are adjusted for an on-chip capacitance variation. This current is then used to generate rising and falling edges of a waveform. The clock signal is used to determine timing of transitions in the waveform. A bandgap or similar reference voltage is used to determine the peak voltage. This waveform is then gained using an amplifier circuit, and the output of the amplifier circuit is used as a programming voltage waveform for an EE-PROM. One embodiment further uses non-overlapping clocks to drive a charge pump that is used to generate a supply voltage for the amplifier circuit that far exceeds the available on-chip supply voltages.
REFERENCES:
patent: 6396743 (2002-05-01), Nguyen
patent: 6438033 (2002-08-01), Roohparvar
Laber Edgardo A.
Rodgers, III Bertram J.
Hoang Huan
Intersil America's Inc.
Townsend and Townsend / and Crew LLP
Zigmant J. Matthew
LandOfFree
On-chip EE-PROM programming waveform generation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with On-chip EE-PROM programming waveform generation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-chip EE-PROM programming waveform generation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3807377