On-chip ECC status

Details On-chip ECC status On-chip ECC status

1994-05-31

1996-07-09

Gordon, Paul P.

Excavating

371 211, G06F 1110, G11C 2900

Patent

active

055352260

ABSTRACT:
In one aspect, a memory device employing device-level error correction tracks the status of the error correction in terms of whether error correction is active or inactive, whether an uncorrectable error beyond the capability of the device-level correction is detected, whether a recovery option from an uncorrectable error is active and whether the recovery option has been reset. In another aspect, a diagnostic method for determining a status for one or more aspects of device-level error correction employed by a memory device is provided. In the diagnostic method, the status is determined for the one or more aspects, a flag is set based on the status, the flag is latched, a diagnostic code is input into the memory device and the latched flag is read.

REFERENCES:
patent: 3735105 (1973-05-01), Maley
patent: 4058851 (1977-11-01), Scheuneman
patent: 4185269 (1980-01-01), Hodges et al.
patent: 4359771 (1982-11-01), Johnson et al.
patent: 4706249 (1987-11-01), Nakagawa et al.
patent: 4730320 (1988-03-01), Hidaka et al.
patent: 4833677 (1989-05-01), Jarwala et al.
patent: 4903268 (1990-02-01), Hidaka et al.
patent: 5012472 (1991-04-01), Arimoto et al.
patent: 5022031 (1991-06-01), Baggen
patent: 5058115 (1991-10-01), Blake et al.
patent: 5127014 (1992-06-01), Raynham
patent: 5134616 (1992-07-01), Barth, Jr. et al.
patent: 5228046 (1993-07-01), Blake et al.
patent: 5307356 (1994-04-01), Fifield

Affiliated with

Also associated with

Rating

On-chip ECC status does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with On-chip ECC status, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-chip ECC status will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1874221