On-chip CCD realization of the Laplacian operator for image sign

Details On-chip CCD realization of the Laplacian operator for image sign On-chip CCD realization of the Laplacian operator for image sign

1983-06-29

1986-02-04

Masinick, Michael A.

Facsimile and static presentation processing

Facsimile

Specific signal processing circuitry

358166, 358167, 382 54, H04N 514

Patent

active

045689776

ABSTRACT:
The Laplacian operator is obtained by using CCD architecture to provide positive and negative weights to respective inputs and then combining the weighted signals.

REFERENCES:
patent: 4010319 (1977-03-01), Levine
patent: 4011441 (1977-03-01), Michon et al.
patent: 4129887 (1978-12-01), Michon
patent: 4178614 (1979-12-01), Sauer
patent: 4264930 (1981-04-01), White
patent: 4489390 (1984-12-01), Parenti et al.
"A Mask Programmable Charge Transfer Analog Multiplier", 1977 IEEE, International Solid-State Circuits Conference, Digest of Technical Papers, pp. 26-27 by Howard S. Goldberg et al.

Affiliated with

Also associated with

Rating

On-chip CCD realization of the Laplacian operator for image sign does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with On-chip CCD realization of the Laplacian operator for image sign, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-chip CCD realization of the Laplacian operator for image sign will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2344168