On-chip block balancing structure and method for multiple...

Details On-chip block balancing structure and method for multiple... On-chip block balancing structure and method for multiple...

2005-07-11

2008-09-09

Lee, M. (Department: 2622)

Television

Monitoring, testing, or measuring

Testing of camera

C348S222100

Reexamination Certificate

active

07423668

ABSTRACT:
A method for calibrating an image sensor having multiple outputs, the method includes the steps of capturing an image on the image sensor, injecting one or more substantially identical pairs of signals into corresponding portions of the captured image, reading out the captured image with the injected signals into two or more outputs, and comparing two substantially identical signals from corresponding portions of the image, which comparison is used for calibrating the image.

REFERENCES:
patent: 4035629 (1977-07-01), Lampe et al.
patent: 5285286 (1994-02-01), Kannegundla
patent: 5406329 (1995-04-01), Kashimura et al.
patent: 6072603 (2000-06-01), Parks
patent: 7215361 (2007-05-01), Duesman et al.

Affiliated with

Also associated with

Rating

On-chip block balancing structure and method for multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with On-chip block balancing structure and method for multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-chip block balancing structure and method for multiple... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3984046