Offset reduction apparatus for analog circuits

Details Offset reduction apparatus for analog circuits Offset reduction apparatus for analog circuits

1974-04-17

1976-02-03

Zazworsky, John

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307229, H04B 1500

Patent

active

039367592

ABSTRACT:
An offset reduction apparatus for an analog circuit in which the analog signal input to the loop is forced to zero and the loop output is determined. The previously determined value of the offsets is subtracted from the total output, thus leaving only the desired signal.

REFERENCES:
patent: 3263177 (1966-07-01), Durrett
patent: 3649924 (1972-03-01), Lucas
patent: 3654560 (1972-04-01), Cath et al.
patent: 3667055 (1972-05-01), Uchida
patent: 3810031 (1974-05-01), Poujois

Affiliated with

Also associated with

Rating

Offset reduction apparatus for analog circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Offset reduction apparatus for analog circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Offset reduction apparatus for analog circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2124761