Active solid-state devices (e.g. – transistors – solid-state diode – Bipolar transistor structure – With enlarged emitter area
Patent
1994-06-30
1995-10-03
Loke, Steven H.
Active solid-state devices (e.g., transistors, solid-state diode
Bipolar transistor structure
With enlarged emitter area
257563, 257564, 257579, 257592, 257593, H01L 27082, H01L 2900, H01L 2970, H01L 3111
Patent
active
054554497
ABSTRACT:
An architecture for producing multiple emitter vertical bipolar transistors which substantially eliminates the starved regions found in the standard lattice architecture. An "offset lattice" design is described in which the base contact segments in adjacent stripes are shifted or offset relative to each other. This causes the emitter pieces which are added to connect adjacent emitter stripes to be staggered with respect to each other. As a result, all sections of the emitters face a base contact and the resistance encountered along a current path between a base contact and an emitter is reduced. This results in a vertical bipolar transistor having a larger proportion of highly activated emitter, better high-frequency performance, and a reduction in thermal noise owing to transistor base resistance.
REFERENCES:
patent: 5003370 (1991-03-01), Kashiwagi
J. G. Kassakian, M. F. Schlect & G. C. Verghese, "Section 18.8 Emitter-Current Focusing during Turn-Off," Principles of Power Electronics, pp. 521-522, Reading, Mass.: Addison-Wesley (1991).
F. Goodenough, "Tiny IC Plus FET Builds `Super LDO` Regulator," Electronic Design, Mar. 7, 1994, pp. 45-49.
C. Simpson, "Understanding Three-Terminal Regulators," Electronic Design, Jan. 21, 1993, pp. 77-80.
Loke Steven H.
National Semiconductor Corporation
LandOfFree
Offset lattice bipolar transistor architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Offset lattice bipolar transistor architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Offset lattice bipolar transistor architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1079154