Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By amplitude
Reexamination Certificate
2001-12-03
2003-01-28
Ton, My-Trang Nu (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific signal discriminating without subsequent control
By amplitude
C327S059000
Reexamination Certificate
active
06512399
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to electronic, peak detect-and-hold circuits and more particularly to a two-phase, peak detect-and-hold circuit, which is able to cancel offset voltages and sense rail-to-rail input signals.
2. Description of the Prior Art
In many signal processing applications, it is necessary to record the peak value of a time-varying waveform. The current state of the art in integrated peak detectors in CMOS (complementary metal-oxide semiconductor) devices suffers from two major limitations: offset voltage and the inability to process signals over the full range of the supply voltage. Both of these problems affect the performance of the circuit more acutely in modem low-voltage CMOS technologies.
In high sampling rate systems with randomly arriving signals, peak detectors suffer from an inherent inefficiency. A conventional peak detector is insensitive to the input from the time a peak is detected until the held voltage is read out and converted by an ADC (analog-to-digital converter), which provides a reset signal for a capacitor storing the held voltage.
Pulses that arrive during this interval are not recorded by the system, and the quantity of these unrecorded pulses cannot be monitored. To minimize this inefficiency, the speed of acquiring readout data must be increased in order to keep up with the minimum inter-arrival time of the input pulse stream. However, acquisition speed is severely limited by technology and the tolerance to increases in the cost of the ADC.
OBJECTS AND SUMMARY OF THE INVENTION
It is an object of the present invention to provide a peak detect-and-hold circuit that is able to substantially cancel offset voltage and common-mode rejection error.
It is a further object of the present invention to provide a peak detect-and-hold circuit that is able to sense rail-to-rail input signals.
It is another object of the present invention to provide a peak detect-and-hold circuit that may readily be modified to detect positive, negative, or peak-to-peak voltages.
It is still a further object of the present invention to provide a two-phase, peak detect-and-hold circuit that is able to automatically switch from a detect-and-hold phase to a readout phase.
It is still another object of the present invention to provide a peak detect-and-hold circuit that provides analog buffering.
It is yet a further object of the present invention to provide a peak detect-and-hold circuit that includes derandomizing architecture that circumvents restrictions on the speed of acquiring randomly distributed input signals.
A two-phase peak detect-and-hold circuit formed in accordance with one form of the present invention, which incorporates some of the preferred features, includes an amplifier, three switches, a transistor, and a capacitor. The first switch is connected between an input voltage signal and an inverting input terminal of the amplifier. The third switch is connected between an output terminal of the amplifier, which provides an output voltage, and a gate of the transistor. The second switch is connected between the inverting input terminal of the amplifier and its output terminal, and the non-inverting input terminal of the amplifier is connected to a drain of the transistor. The capacitor is connected in series between the non-inverting input terminal and ground. The source of the transistor is preferably connected to a voltage source.
During a detect-and-hold phase, the first and third switches are preferably closed and the second switch is preferably open. In this phase, a hold voltage at the non-inverting input terminal of the amplifier tracks the input voltage signal and when a peak is reached, the transistor is switched off, thereby storing a peak voltage in the capacitor.
During a readout phase, the first and third switches are preferably open and the second switch is preferably closed. In this phase, the circuit functions as a unity gain buffer, in which the voltage stored in the capacitor is provided as the output voltage. Thus, despite voltage dependencies, the circuit formed in accordance with the present invention is able to cancel offset voltage and common-mode rejection errors.
The circuit is able to sense signals rail-to-rail and can readily be modified to sense positive, negative, or peak-to-peak voltages. Derandomization may be achieved by using a plurality of peak detect-and-hold circuits suitably connected in parallel. A second embodiment of the peak detect-and-hold circuit formed in accordance with one form of the present invention, which incorporates some of the preferred features, includes a plurality of capacitors suitably connected in parallel to achieve substantial savings in power.
These and other objects, features, and advantages of this invention will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawing.
REFERENCES:
patent: 4634895 (1987-01-01), Luong
patent: 5302863 (1994-04-01), Walley et la.
patent: 5321656 (1994-06-01), Kogan
patent: 5428307 (1995-06-01), Dendinger
patent: 5721563 (1998-02-01), Memida
patent: 5796278 (1998-08-01), Osborn et al.
patent: 5969545 (1999-10-01), Assadian et al.
patent: 6051998 (2000-04-01), Lee et al.
patent: 6069502 (2000-05-01), Preslar et al.
patent: 6188250 (2001-02-01), Voorman et al.
patent: 6191621 (2001-02-01), Ota
patent: 6208173 (2001-03-01), Redman-White
M.W. Kruiskamp, D.M.W. Leenaerts, “A CMOS Peak Detect Sample And Hold Circuit”, IEEE Transactions on Nuclear Science, vol. 41, No. 1, pp. 295-298, 1994.
K. Koli, K. Halonen, “Low Voltage MOS-Transistor-Only Precision Current Peak Detector With Signal Independent Discharge Time Constant”, Proc. IEEE International Symposium on Circuits and Systems (ISCAS '97), Hong Kong, Jun. 1997.
A.M.L.S. Morgado, J.B. Simoes, J. Landeck, M.F. Correia, P. Almeida, J.L. Malaquias, C.M. Correia, “A Pulse Processing Station”, Proc. IEEE Nuclear Science Symposium (NSS '97), Albuquerque, NM, USA, Nov. 1997.
L. Fabris, P.G. Allen, J.J. Bucherm N.M. Edelstein, D.A. Landis, N.W. Madden, D.K. Shuh, “Fast Peak Detector Stretchers For Use In XAFS Applications”, Proc. IEEE Nuclear Science Symposium (NSS '98), Toronto, Canada, Nov. 1997.
K.O. Wessendorf, J.C. Lund, B.A. Brunett, G.R. Laguna, J.W. Clements, “Very Low-Power Consumption Analog Pulse Processing ASIC For Semiconductor Radiation Detectors”, Proc. IEEE Nuclear Science Symposium (NSS '98), Toronto, Canada, Nov. 1998.
M.N. Ericson, M.L. Simpson, C.L. Britton, M.D. Allen, R.A. Kroeger, S.E. Inderhees, “A Low-Power CMOS Peak Detect And Hold Circuit For Nuclear Pulse Spectroscopy”, IEEE Transactions on Nuclear Science, vol. 42, No. 4, pp. 724-728, 1995.
U. Jagadish, C.L. Britton, Jr., M.N. Ericson, W.L. Bryan, W.G. Schwarz, M.E. Read, R.A. Kroeger, “A Preamplifier-Shaper-Stretcher Integrated Circuit System For Use With Germanium Strip Detectors”, IEEE Transactions on Nuclear Science, vol. 47, No. 6, pp. 1868-1871, 2000.
P. Casoli, P.F. Manfredi, “On The Design Of Pulse Peak Stretchers”, IEEE Transactions on Nuclear Science, vol. 16, no. 1, pp. 392-397, 1969.
W. Haas, P. Dullenkopf, “A Novel Peak Amplitude And Time Detector For Narrow Pulse Signals”, IEEE Transactions on Instrumentation and Measurement, vol. 35, No. 4, pp. 547-550, 1986.
DeGeronimo Gianluigi
Kandasamy Anand
O'Connor Paul
Bogosian Margaret C.
Brookhaven Science Associates LLC
Nu Ton My-Trang
LandOfFree
Offset-free rail-to-rail derandomizing peak detect-and-hold... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Offset-free rail-to-rail derandomizing peak detect-and-hold..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Offset-free rail-to-rail derandomizing peak detect-and-hold... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3034976