Offset compensation circuit for integrated logarithmic amplifier

Details Offset compensation circuit for integrated logarithmic amplifier Offset compensation circuit for integrated logarithmic amplifier

1997-08-08

1999-03-02

Tran, Toan

Miscellaneous active electrical nonlinear devices, circuits, and

Specific input to output function

Logarithmic

327307, 327362, H03G 1108, H03L 500

Patent

active

058776451

ABSTRACT:
A circuit for compensating for the input offset voltage of a logarithmic amplifier includes a digital comparator, a logic circuit, and a digital-to-analog converter (DAC) in a feedback loop. The comparator is connected to the output of the log amplifier and digitally indicates the polarity of the input offset voltage when the amplifier input is set to zero. The logic circuit uses the digital output of the comparator to form an adjustable digital compensation signal. This digital compensation signal is applied to the DAC to generate an analog compensation signal that is injected into the input of the logarithmic amplifier to cancel the input offset voltage. The process is repeated until the proper or best compensation signal is produced.

REFERENCES:
patent: 5451895 (1995-09-01), Lim
patent: 5489868 (1996-02-01), Gilbert
patent: 5805011 (1998-09-01), Comino

Affiliated with

Also associated with

Rating

Offset compensation circuit for integrated logarithmic amplifier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Offset compensation circuit for integrated logarithmic amplifier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Offset compensation circuit for integrated logarithmic amplifier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-426089