Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By amplitude
Patent
1994-10-17
1996-04-09
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Specific signal discriminating without subsequent control
By amplitude
327 94, 327 95, 327337, 327554, G11C 2702
Patent
active
055065260
DESCRIPTION:
BRIEF SUMMARY
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to a sample and hold arrangement to sample an input signal comprising at least an operational amplifier having an inverting input, a non-inverting input connected to a reference voltage (or ground) and an output, a first capacitor one side of which may be connected through a first switch to the input voltage, a second capacitor one side of which may be connected to the output of the operational amplifier through a second switch.
2. Description of Related Art
Such an arrangement is known from U.S. Pat No. 4,439,693. The operation of this known arrangement will be first discussed referring to FIGS. 1a and b, which are derive from FIGS. 3a and b of said patent publication. The known arrangement has as an objective to prevent that the offset voltage at the input of the operational amplifier 10 influences the output signal Vout of the sample and hold arrangement. Therefore, the prior art arrangement performs two steps. In the first step (FIG. 1a) the output and the inverting input of the operational amplifier 10 are connected to one another and the resulting offset voltage of the operational amplifier is stored on both the first capacitor Cin and the second capacitor CF. The first capacitor Cin is connected between the inverting input and the input voltage to be sampled, while the second capacitor CF is at that moment connected between the inverting input and the reference voltage (or ground). In the second step the direct connection 44 between the output and the inverting input of the operational amplifier is disconnected and the second capacitor CF is connected between the output and the inverting input of the operational amplifier. Thereby, a voltage of equal magnitude as the offset voltage but having opposite polarity as the original offset voltage is added to the offset voltage present at the input of the operational amplifier, in such a way that the influence of the offset voltage is neutralized.
Consequently, in this prior art arrangement the output voltage of the circuit is made equal to the offset voltage during the compensation phase. Because just before the previous sample is still at the output, the output voltage, therefore, generally has to make a large voltage step. Therefore, higher demands have to be met regarding the rate of the operational amplifier applied. Furthermore, as the output voltage of the prior art circuit is equal to the offset voltage during the compensation phase no continuous-time low pass filter can be applied to reconstruct the original signal. During the compensation phase, however, the output signal is no function of the input signal, so that the output signal of a low pass filter eventually applied would depend substantially on the offset voltage. Therefore, the prior art circuit may be only applied in such cases where the output signal of the sample and hold arrangement is only processed in a discrete-time way and the magnitude of the output signal during the compensation phase is of no significance.
Moreover, in the prior art circuit the accuracy depends on the extent to which the two capacitors are similar to one another. An accuracy of 0.01% is claimed, however, because of the more limited relative matching of capacitors on a chip (typical value 0.1%) this must be worse.
SUMMARY OF THE INVENTION
It is an object of the invention to provide a sample and hold arrangement having offset compensation and a low glitch output signal. Therefore, the sample and hold arrangement according to the invention is characterized in that the sample and hold arrangement furthermore comprises a third switch one side of which is connected to the input voltage and the other side of which is connected to said one side of the second capacitor, a fourth switch one side of which is connected to said one side of the first capacitor and the other side of which is connected to the output of the operational amplifier, a fifth switch one side of which is connected to the other side of the first capacitor as well as to one
REFERENCES:
patent: 4331894 (1982-05-01), Gregorian et al.
patent: 4439693 (1984-03-01), Lucas et al.
patent: 4714843 (1987-12-01), Smith
"GaAs Switched-Capacitor Circuits for High-Speed Signal Processing", IEEE Journal of Solid-State Circuits, vol. 22, No. 6, Dec. 1987, New York, by Lawrence E. Larson et al., pp. 971-981.
Callahan Timothy P.
Shin Eunja
Sierra Semiconductor B.V.
LandOfFree
Offset-compensated sample and hold arrangement and method for it does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Offset-compensated sample and hold arrangement and method for it, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Offset-compensated sample and hold arrangement and method for it will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-141444