Off-chip LC circuit for lowest ground and VDD impedance for...

Details Off-chip LC circuit for lowest ground and VDD impedance for... Off-chip LC circuit for lowest ground and VDD impedance for...

2006-10-10

2006-10-10

Pascal, Robert (Department: 2817)

Wave transmission lines and networks

Coupling networks

With impedance matching

C330S302000, C330S305000

Reexamination Certificate

active

07119631

ABSTRACT:
Off-chip LC circuit for lowest ground and VDD impedance for power amplifier. A novel approach is made by which a chip to PCB (Printer Circuit Board) interface may be made such that the ground and VDD potential levels are effectively brought onto the die of the chip such that a true ground potential is maintained within the chip. This off-chip LC circuit operates cooperatively with an on-chip decoupling capacitor to reduce the overall effective inductance of the bond wires employed to bring signal and voltage levels from the die to the chip exterior. This circuit ensures a relatively low impedance for a PA (Power Amplifier) that is implemented within chip thereby providing for improved performance.

REFERENCES:
patent: 4864250 (1989-09-01), Bacon
patent: 6636119 (2003-10-01), Vathulya

Affiliated with

Also associated with

Rating

Off-chip LC circuit for lowest ground and VDD impedance for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Off-chip LC circuit for lowest ground and VDD impedance for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Off-chip LC circuit for lowest ground and VDD impedance for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3706746