Object reuse protection with error correction

Excavating

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

371 372, 371 401, 371 22, G06F 1110

Patent

active

052492125

ABSTRACT:
A method and apparatus for providing error detection, correction and prevention of unauthorized access to data using memory tags. The method and apparatus includes computing an original error detection/correction code associated with a data word. The original error detection/correction code, using a CPU and a subject identification register, is copied to a tag associated with the data word when an original subject writes the data word into a memory. A single-error-correction/double-error detection (SEC/DED) device applies a first bias to the tag to create a first-biased error detection/correction code when the memory is assigned to a first subject. The SEC/DED device applies a second bias to create a twice-biased error detection/correction code when a second subject attempts to access the data word. Access to the data word is denied if the twice-biased error detection/correction code comprises an uncorrectable error.

REFERENCES:
patent: 4827508 (1989-05-01), Shear
patent: 4862462 (1989-08-01), Zulian
patent: 4910736 (1990-03-01), Tanaka et al.
patent: 4926476 (1990-05-01), Covey
patent: 5050213 (1991-09-01), Shear
An article entitled "Capability Based Tagged Architectures" by L. Lopriore, IEEE Transactions on Computers, vol. C-33, No. 9, Sep. 1984, pp. 786-803.
An article entitled "Combining Tags with Error Codes" by Richard H. Gumpertz, Association for Computing Machinery, 0149-7111/83/0600/0160, 1983, pp. 160-165.
Excerpts from a PhD Dissertation entitled "Error Detection with Memory Tags" by Richard H. Gumpertz, Carnegie-Mellon University, Dec. 1981, excerpts from pp. 38, 39, 40, 51, and 52.
An article entitled "Modern Computer Concepts" by E. J. Laurie, Fellow, IBM Systems Research Institute, The IBS 360 Series, published by South-Western Publishing Co., Burlingame, Calif., copyright 1970, pp. 270-271.
An article entitled "On the Advantages of Tagged Architecture" by E. A. Feustel, IEEE Transactions on Computers, vol. C-22, No. 7, Jul. 1973, pp. 644-656.
An article entitled "Tagged Architecture: How Compelling Are its Advantages?" by E. F. Gehringer and J. Leslie Keedy, IEEE 1985, pp. 162-170.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Object reuse protection with error correction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Object reuse protection with error correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Object reuse protection with error correction will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2196114

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.