Patent
1995-03-23
1997-09-16
Harrell, Robert B.
G06F 944
Patent
active
056690010
ABSTRACT:
Object code compatibility is provided among VLIW processors with different organizations. The object code can be executed by sequential processors, thus providing backward compatibility with scalar and superscalar processors. A mechanism is provided which allows representing VLIW programs in an implementation independent manner. This mechanism relies on instruction cache (I-cache) reload/access processes which incorporate implementation-dependent features into a VLIW program. In this way, programs are represented in main memory in an implementation independent manner (i.e., without reflecting the organization of the processor where they are executed), the implementation-specific aspects are introduced as part of the instruction cache reload/fetch processes, and the simplicity in instruction dispatch logic that is characteristic of VLIW processors is preserved. This allows for object code compatibility among VLIW processors with different organizations. This is done by decomposing the process into tasks performed at I-cache reload time and tasks performed at I-cache access time, requiring simpler logic to perform the translation. The resulting VLIWs can be executed starting from any operation within them (e.g., branching into them is possible), and there is a one-to-one correspondence among primitive operations in main memory and in the I-cache. Moreover, a framework is provided for generating (compiling) code which exploits the parallel execution features of a VLIW processor (parallelized code) which is also executable by a sequential processor without unduly affecting performance.
REFERENCES:
patent: 5317734 (1994-05-01), Gupta
patent: 5442790 (1995-08-01), Nosenchuck
patent: 5526499 (1996-06-01), Bernstein et al.
R.P. Colwell, et al. "A VLIW architecture for a trace scheduling compliler" IEEE Transactions on Computers vol. C-37, No.8 pp. 967-979 1988.
G.R. Beck, et al. "The Cydra 5 mini-supercomputer: architecture & implementation" The Journal of Supercomputing vol. 7, No. 1/2 pp. 143-180 1993.
A.E. Charlesworth "An approach to scientific array processing: the architectural design of the AP-102B/FPS-164 family" IEEE Computer vol. 14, No. 9 pp. 18-27 1981.
Harrell Robert B.
International Business Machines - Corporation
Sbrollini Jay P.
LandOfFree
Object code compatible representation of very long instruction w does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Object code compatible representation of very long instruction w, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Object code compatible representation of very long instruction w will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-226090