Numa system resource descriptors including performance...

Details Numa system resource descriptors including performance... Numa system resource descriptors including performance...

2000-12-28

2008-07-22

Portka, Gary J (Department: 2188)

Data processing: database and file management or data structures

Database design

Data structure types

C711S103000, C711S170000, C713S001000

Reexamination Certificate

active

07403952

ABSTRACT:
A method and computer system for efficiently accessing resources in a multiprocessor computer system. Multiple resources are grouped into nodes and system resource descriptors are maintained as data structures. The method incorporates traversing a data structure to efficiently allocate resources within a grouping of nodes. Each node in the system is assigned a node identifying number. This number identifies a node location within a multiprocessor and is used to determine latency between nodes, either through an average latency table or a system interconnect connection table. The data structure comprises secondary data structures therein for storing processor, bus, memory and shared cache information. The data structure includes pointers to each of the secondary data structures. In addition, each node or grouping of nodes may include subnodes. As such, the system provides for a method of recursively accessing additional data structure levels for each level of nodes and/or subnodes in the system. In addition to the data structure and the secondary data structure, the system includes a memory map in the form of a data structure. This data structure stores information as to which node a given block of memory address space is located in. In addition, there is a flag for each memory block indicating whether the memory address is parity or error correcting code (ECC), or neither parity nor ECC protected. This flag is in the form of two bits for indicating the level of memory protection provided to a specific block of memory address. Accordingly, storing the system architecture information in a data structure format provides for an efficient method of accessing system resources and determining latency for specific processes and access patterns.

REFERENCES:
patent: 6542926 (2003-04-01), Zalewski et al.
patent: 6549963 (2003-04-01), Sayles
patent: 6604060 (2003-08-01), Ryan et al.
patent: 6701421 (2004-03-01), Elnozahy et al.
patent: 6816963 (2004-11-01), Krithivas et al.
patent: 6970451 (2005-11-01), Greenberg et al.
Ang et al., “StarT-Voyager: A Flexible Platform for Exploring Scalable SMP Issues”, The International Conference for High Performance Computing and Communications, Oct. 15, 1998.
Plaat et al., “Sensitivity of Parallel Applications to Large Differences in Bandwidth and Latency in Two-Layer Interconnects”, Institute of Electrical and Electronics Engineers, Inc., 1998.
Kaeli et al., “Performance Analysis on a CC-NUMA Prototype”, IBM Journal of Research and Development, vol. 41, No. 3, 1997.
Gamsa, “Region-Oriented Main Memory Management in Shared-Memory NUMA Multiprocessors”, University of Toronto, Department of Computer Science, 1992.

Affiliated with

Also associated with

Rating

Numa system resource descriptors including performance... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Numa system resource descriptors including performance..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Numa system resource descriptors including performance... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3968810