Patent
1988-06-03
1990-02-06
Edlow, Martin H.
357 16, 357 58, H01L 2714
Patent
active
048992003
ABSTRACT:
A high-speed heterostructure planar integrated circuit includes a planar photodetector together with a transistor (either a Modulation-Doped Field Effect Transistor or a lateral p-n-p bipolar transistor). The planar photodetector includes a bottom confinement layer of a wide bandgap material, a heavily doped first conductivity-type buried layer over the bottom confinement layer, a relatively undoped higher index of refraction layer overlying the buried layer, a top confinement layer of wider bandgap material which has a lower index of refraction, a first vertical contact region of first conductivity type which extends downward to make electrical contact with the buried layer, and a second contact region of second conductivity type spaced laterally from the first contact region and extending through the top confinement layer and a portion of the undoped layer. As a result of the difference in refractive indices of undoped versus doped regions and in wide gap versus narrow gap material, light directed into one end of the photodetector is confined both laterally and vertically to the undoped layer where it is absorbed. Charge separation occurs with first conductivity carries being collected at the first contact region and the buried layer, and second conductivity carriers being collected at the second contact region.
REFERENCES:
patent: 4755857 (1988-07-01), Abstreiter
patent: 4799088 (1989-01-01), Hijamizu
patent: 4806998 (1989-02-01), Ninter
"A Self-Aligned Gate Process For IC's Based On Modulation-Doped (Al, Ga)As/GaAs FET's", IEEE Transactions On Electron Devices, vol. Ed-31, No. 12, De. 1984, p. 1963.
S. Luryi, "An Induced Hot-Electron Transistor", IEEE Electron Device Letters, vol. EDL-6, No. 4, Apr. 1985, pp. 178-180.
S. Luryi, T. P. Pearsall, H. Temkin, J. C. Bean, "Waveguide Infrared Photodetectors on a Silicon Chip", IEEE Electron Device Letters, vol. EDL-7, No. 2, 1986, pp. 104-106.
N. C. Cirillo, Jr., M. S. Shur, P. J. Vold, J. K. Abrokwah, R. R. Daniels O. N. Tufte, "Realization of n-Channel and p-Channel High-Mobility (Al, Ga)As/GaSa Heterostructure Insulating Gate FET's on a Planar Wafer Surface", IEEE Electron Device Letters, EDL-6, No. 12 pp. 645-647 (1985).
Toshiyuki Usagawa et al., "A New Two-Dimensional Electron Gas Base Transistor (2DEG-HBT)", IEMD Technical Digest, 1987, pp. 78-81.
Tzu-Yin Chiu et al., "A High Speed Super Self-Aligned Bipolar-CMOS Technology", IEDM Technical Digest, 1987, pp. 24-27.
Geoffrey W. Taylor, John G. Simmons, "The Bipolar Inversion Channel Field-Effect Transistor (BICFET)--A New Field-Effect Solid-State Device: Theory and Structures", IEEE Transactions on Electron Devices vol. Ed-12, No. 11, Nov. 1985, pp. 2345-2367.
G. W. Taylor and J. G. Simmons, "High-Speed Integrated Heterojunction Field-Effect Transistor Photodetector: A Gated Photodetector," Appl. Phys. Lett., 50 (24) 15 Jun. 1987, pp. 1754-1756.
N. J. Shah, S. S. Pei, C. W. Tu and R. C. Tiberio, Gate-Length Dependence of the Speed of SSI Circuits Using Submicrometer Selectively Doped Heterostructure Transistor Technology, IEEE Trans. Electron Devices, Ed-33, No. 5, May 1986, pp. 543-547.
Shur Michael
Simmons John G.
Edlow Martin H.
Regents of the University of Minnesota
LandOfFree
Novel high-speed integrated heterostructure transistors, photode does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Novel high-speed integrated heterostructure transistors, photode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Novel high-speed integrated heterostructure transistors, photode will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-444502