Nonvolatile semiconductor storage device

Static information storage and retrieval – Floating gate – Particular connection

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S185230, C365S185170, C365S230030

Reexamination Certificate

active

06914815

ABSTRACT:
A nonvolatile semiconductor storage device includes a memory cell array region in which a plurality of memory cells arranged in a row direction and a column direction, each of the memory cells having first and second MONOS memory cells and being controlled by one word gate and two control gates. The memory cell array region includes a plurality of sectors which are formed by dividing the memory cell array region in the row direction, and the longitudinal direction of the sectors is the column direction. Each of the plurality of sectors includes small blocks which are formed by dividing each of the sectors in the column direction. First to fourth control gate line drivers are arranged in each of local driver areas between which two adjacent small blocks are disposed. The first to fourth control gate drivers set the potentials of the first and second control gates within one corresponding small block, independently of the other small block.

REFERENCES:
patent: 5408115 (1995-04-01), Chang
patent: 5422504 (1995-06-01), Chang et al.
patent: 5494838 (1996-02-01), Chang et al.
patent: 5969383 (1999-10-01), Chang et al.
patent: 6177318 (2001-01-01), Ogura et al.
patent: 6248633 (2001-06-01), Ogura et al.
patent: 6255166 (2001-07-01), Ogura et al.
patent: 6317349 (2001-11-01), Wong
patent: 6646916 (2003-11-01), Kamei
patent: A 7-161851 (1995-06-01), None
patent: B1 2978477 (1999-09-01), None
patent: A 2001-156188 (2001-06-01), None
U.S. Appl. No. 09/955,158, filed Sep. 19, 2001, Kanai et al.
U.S. Appl. No. 09/955,160, filed Sep. 19, 2001, Kanai et al.
U.S. Appl. No. 10/115,913, filed Apr. 5, 2002, Kamei.
U.S. Appl. No. 10/115,956, filed Apr. 5, 2002, Kamei.
U.S. Appl. No. 10/153,611, filed May 24, 2002, Owa.
U.S. Appl. No. 10/153,686, filed May 24, 2002, Owa.
U.S. Appl. No. 10/153,736, filed May 24, 2002, Owa.
U.S. Appl. No. 10/157,896, filed May 31, 2002, Kamei et al.
Hayashi et al., “Twin MONOS Cell with Dual Control Gates”, IEEE VLSI Technology Digest of Technical Papers, 2000.
Chang et al., “A New SONOS Memory Using Source-Side Injection for Programming”, IEEE Electron Device Letters, vol. 19, No. 7, pp253-255, Jul. 1998.
Chen et al., A Novel Flash Memory Device withS Plit Gate Source SideInjection and ONO Charge Storage Stack (SPIN), VLSI Technology Digest of Technical Papers, pp63-64, 1997.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Nonvolatile semiconductor storage device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile semiconductor storage device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor storage device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3396529

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.