Static information storage and retrieval – Floating gate – Particular connection
Patent
1994-07-12
1998-06-02
Clawson, Jr., Joseph E.
Static information storage and retrieval
Floating gate
Particular connection
36518505, 36518511, 36518513, 36518529, 36523006, G11C 1606
Patent
active
057611190
ABSTRACT:
A non-volatile semiconductor memory cell including: a plurality of blocks each having a plurality of floating gate transistors as memory cells, the floating gate transistor having a drain, a source, a floating gate, and a control gate capacitively coupled to the floating gate, and a data program of the floating gate transistor being effected by data write through injection of electrons into the floating gate and by data erase through emission of electrons from the floating gates; a circuit unit for applying an erase signal to a selected one of the blocks to emit electrons from the floating gates of a plurality of memory cells in the selected block and to erase data in all of the memory cells in the selected block at the same time; and a circuit unit for applying a write signal to the drains of the floating gate transistors within the selected block, without applying the write signal to the drains of the floating gate transistors of non-selected blocks.
REFERENCES:
patent: 4247918 (1981-01-01), Iwahashi et al.
patent: 4366555 (1982-12-01), Hu
patent: 4408306 (1983-10-01), Kuo
patent: 4740766 (1988-04-01), Metz
patent: 4797856 (1989-01-01), Lee et al.
patent: 4803529 (1989-02-01), Masuoka
patent: 4933906 (1990-06-01), Terada et al.
patent: 4949309 (1990-08-01), Rao
patent: 4958326 (1990-09-01), Sakurai
patent: 4970692 (1990-11-01), Ali et al.
patent: 5017978 (1991-05-01), Middlehoek et al.
patent: 5020026 (1991-05-01), Schreck et al.
patent: 5022008 (1991-06-01), Schreck et al.
patent: 5023681 (1991-06-01), Ha
patent: 5023837 (1991-06-01), Schreck et al.
patent: 5034926 (1991-07-01), Taura et al.
patent: 5047981 (1991-09-01), Gill et al.
patent: 5065364 (1991-11-01), Atwood et al.
patent: 5117389 (1992-05-01), Yiu
patent: 5126808 (1992-06-01), Montalvo et al.
patent: 5197029 (1993-03-01), Schreck et al.
patent: 5283758 (1994-02-01), Nakayama et al.
patent: 5315547 (1994-05-01), Shoji et al.
Clawson Jr. Joseph E.
Kabushiki Kaisha Toshiba
LandOfFree
Nonvolatile semiconductor memory with a plurality of erase decod does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile semiconductor memory with a plurality of erase decod, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory with a plurality of erase decod will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1468623