Static information storage and retrieval – Floating gate – Multiple values
Reexamination Certificate
2005-01-25
2005-01-25
Elms, Richard (Department: 2824)
Static information storage and retrieval
Floating gate
Multiple values
C365S185200, C365S185240, C365S185330, C365S185220
Reexamination Certificate
active
06847550
ABSTRACT:
A memory uses multiple threshold levels in a memory cell that are not a power of two, and further uses a cell mapping technique wherein the read mapping is only a partial function The domain of read states for a single three-level memory cell, for example, has three states, but only two of them can be uniquely mapped to a bit. The domain of read states for two three-level memory cell, for example, has nine states, but only eight of them can be uniquely mapped to three bits. Although the read mapping is only partial, the voltage margin for the three-level memory cells is larger that the voltage margin available in the commonly used four-level memory cells. This increased voltage margin facilitates memory cell threshold voltage sensing, thereby increasing the reliability of the memory. Memory reliability may be further improved by increasing the voltage margin between the memory cell0state and the1state relative to the voltage margin between the1state and the2state, which more effectively accommodates charge loss from the0state through electron leakage. Asymmetrical read and program mapping may also be used to improve read reliability in the presence of ground noise or VCCnoise.
REFERENCES:
patent: 4415992 (1983-11-01), Adlhock
patent: 5163021 (1992-11-01), Mehrotra et al.
patent: 5357465 (1994-10-01), Challa
patent: 5485422 (1996-01-01), Bauer et al.
patent: 5517138 (1996-05-01), Baltar et al.
patent: 5748546 (1998-05-01), Bauer et al.
patent: 5754469 (1998-05-01), Hung et al.
patent: 5828616 (1998-10-01), Bauer et al.
patent: 5982667 (1999-11-01), Jyouno et al.
patent: 6028792 (2000-02-01), Tanaka et al.
patent: 6052303 (2000-04-01), Chevallier et al.
patent: 6091631 (2000-07-01), Kucera et al.
patent: 6181603 (2001-01-01), Jyouno et al.
patent: 6215697 (2001-04-01), Lu et al.
patent: 6219276 (2001-04-01), Parker et al.
patent: 6233175 (2001-05-01), Wang et al.
patent: 6259626 (2001-07-01), Pasotti et al.
patent: 6288936 (2001-09-01), Kawamura
patent: 6320785 (2001-11-01), Yoshida et al.
patent: 6366496 (2002-04-01), Torelli et al.
patent: 6456527 (2002-09-01), Campardo et al.
Wikipedia, Function, http://www.wikipedia.org/w/wiki..phtml, printed Oct. 22, 2002.
Altera Law Group LLC
Elms Richard
NexFlash Technologies, Inc.
Nguyen N
LandOfFree
Nonvolatile semiconductor memory having three-level memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile semiconductor memory having three-level memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory having three-level memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3400275