Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2007-07-02
2009-11-03
Tran, Andrew Q (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185120, C365S185110, C365S185170, C365S185030, C365S185040, C365S185090
Reexamination Certificate
active
07613046
ABSTRACT:
A memory cell array has a first and a second storage area. The first storage area has a memory element selected by an address signal. The second storage area has a memory element selected by a control signal. A control circuit has a fuse element. When the fuse element has been blown, the control circuit inhibits at least one of writing and erasing from being done on the second storage area.
REFERENCES:
patent: 4571707 (1986-02-01), Watanabe
patent: 4644841 (1987-02-01), Nagashima et al.
patent: 4933898 (1990-06-01), Gilberg et al.
patent: 5363334 (1994-11-01), Alexander et al.
patent: 5523974 (1996-06-01), Hitano et al.
patent: 5576987 (1996-11-01), Ihara et al.
patent: 5590086 (1996-12-01), Park et al.
patent: 5631871 (1997-05-01), Park et al.
patent: 6223290 (2001-04-01), Larsen
patent: 6535420 (2003-03-01), Kawamata
patent: 6600676 (2003-07-01), Shibata et al.
patent: 6937512 (2005-08-01), Shibata et al.
patent: 2001/0014036 (2001-08-01), Rapp
patent: 2004/0151026 (2004-08-01), Naso et al.
patent: 2009/0122611 (2009-05-01), Shimizu et al.
patent: 1114456 (1996-01-01), None
patent: 0673037 (1995-09-01), None
patent: 0920057 (1999-06-01), None
patent: 10-143434 (1998-05-01), None
patent: 11-232884 (1999-08-01), None
patent: 2001-319484 (2001-11-01), None
patent: 2002-514840 (2002-05-01), None
patent: 1999-0061992 (1999-07-01), None
patent: 10-0251036 (2000-05-01), None
patent: 93/05512 (1993-03-01), None
JP Office Action dtd Aug. 21, 2007, JP Appln. 2000-297443.
CN Office Action dtd Jun. 1, 2007, CN Appln. 2004100421793.
JP Office Action Dec. 4, 2007, JP Appln. 2000-297443.
Flash Memory 64M (4Mx16) bits, MBM29LV650UE/651EU-90/12, Japan, Fujitsu Co. Ltd, 1999, pp. 1-7, 18, 19 and 48 [English language document not available, for relevance see JP Office Action identified above].
Shibata Noboru
Tanaka Tomoharu
Banner & Witcoff , Ltd.
Kabushiki Kaisha Toshiba
Tran Andrew Q
LandOfFree
Nonvolatile semiconductor memory device carrying out... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile semiconductor memory device carrying out..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device carrying out... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4139879