Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2006-04-04
2006-04-04
Nguyen, Van Thu (Department: 2824)
Static information storage and retrieval
Floating gate
Particular connection
C365S185110, C365S185220, C365S189090, C365S189050
Reexamination Certificate
active
07023730
ABSTRACT:
A write circuit arranged per a bit line or a plurality of bit lines includes a plurality of latch circuits for storing data written to a plurality of pages and bit line connection circuits for connecting the plurality of latch circuits and bit lines and performs write operation to a plurality of pages by repeating continuous program operation which continuously performs program operations on a plurality of pages while a voltage generating circuit is continuously generating a voltage necessary for program operation and continuous verify operation which continuously performs verify operations on a plurality of pages while the voltage generating circuit is continuously generating a voltage necessary for verify operation.
REFERENCES:
patent: 6172917 (2001-01-01), Kataoka et al.
patent: 6477087 (2002-11-01), Tanaka et al.
patent: 6731538 (2004-05-01), Noda et al.
patent: 7-226097 (1995-08-01), None
patent: 11-328981 (1999-11-01), None
Le Toan
Matsushita Electric - Industrial Co., Ltd.
McDermott Will & Emery LLP
Nguyen Van Thu
LandOfFree
Nonvolatile semiconductor memory device and writing method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile semiconductor memory device and writing method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device and writing method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3610069