Static information storage and retrieval – Floating gate – Disturbance control
Patent
1998-08-31
1999-12-07
Nelms, David
Static information storage and retrieval
Floating gate
Disturbance control
36518518, 36518523, G11C 1134
Patent
active
059994444
ABSTRACT:
A nonvolatile semiconductor memory device and writing method of the same having a planarly dispersed charge storing means, which improve the programming disturbance characteristic, wherein gate electrodes of a plurality of memory elements are connected to a plurality of word lines, source regions or drain regions are connected with a common line (for example, a bit line or a source line) which crosses the word lines in an electrically insulated state, and the memory device includes a write inhibit voltage supplying means for supplying a source region and/or drain region of a memory element connected to the selected word line with a reverse bias voltage placing the source/drain region in a reverse bias state to the channel forming region via the common line and a non-selected word line biasing means for supplying a non-selected word line with a voltage in the polarity placing the non-selected word, line in a reverse bias state to the channel forming region.
REFERENCES:
patent: 4903236 (1990-02-01), Nakayama et al.
patent: 5654920 (1997-08-01), Watsuji et al.
patent: 5828600 (1998-10-01), Kato et al.
Fujiwara Ichiro
Hayashi Yutaka
Kananen Ronald P.
Nelms David
Nguyen Vanthu
Sony Corporation
LandOfFree
Nonvolatile semiconductor memory device and writing and erasing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile semiconductor memory device and writing and erasing , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device and writing and erasing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-831513