Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2011-08-16
2011-08-16
Luu, Pho M (Department: 2824)
Static information storage and retrieval
Floating gate
Particular connection
C365S185180, C365S185260
Reexamination Certificate
active
08000137
ABSTRACT:
A nonvolatile semiconductor memory device includes a first PMOS transistor and a second PMOS transistor having a gate, the first and the second PMOS transistors being connected in series; and a first NMOS transistor and a second NMOS transistor having a gate, the first and the second NMOS transistors being connected in series; wherein the gate of the second PMOS transistor and the gate of the second NMOS transistor are commonly connected and floated.
REFERENCES:
patent: 4740713 (1988-04-01), Sakurai et al.
patent: 5270587 (1993-12-01), Zagar
patent: 5594687 (1997-01-01), Lin et al.
patent: 5745417 (1998-04-01), Kobayashi et al.
patent: 5898606 (1999-04-01), Kobayashi et al.
patent: 6215701 (2001-04-01), Yao et al.
patent: 6414872 (2002-07-01), Bergemont et al.
patent: 7221596 (2007-05-01), Pesavento et al.
patent: 7447064 (2008-11-01), Bu et al.
patent: 2008/0019162 (2008-01-01), Ogura et al.
patent: 1986-172435 (1986-08-01), None
patent: 2006-066529 (2006-03-01), None
patent: 2008-047274 (2008-02-01), None
Ajika Natsuo
Kawajiri Yoshiki
Mihara Masaaki
Ogura Taku
Shimizu Satoshi
Genusion Inc.
Luu Pho M
The Marbury Law Group PLLC
LandOfFree
Nonvolatile semiconductor memory device and usage method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile semiconductor memory device and usage method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device and usage method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2744224