Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2011-03-15
2011-03-15
Ho, Hoai V (Department: 2827)
Static information storage and retrieval
Floating gate
Particular connection
C365S230030, C365S185230, C365S185220, C365S185240
Reexamination Certificate
active
07907446
ABSTRACT:
This disclosure concerns a memory including cell blocks, wherein in a first write sequence for writing data to a first cell block, drivers write the data only to memory cells arranged in a form of a checkered flag among the memory cells included in the first cell block, in a second write sequence for writing the data from the first cell block to a second cell block, the drivers write the data to all memory cells connected to a word line selected in the second cell block, and when the data is read from the first cell block or at a time of data verification when data is written to the first cell block, the word line drivers simultaneously apply a read voltage to two adjacent word lines, and the sense amplifiers detects the data in the memory cells connected to the two word lines.
REFERENCES:
patent: 7257032 (2007-08-01), Fujiu et al.
patent: 2006/0239070 (2006-10-01), Yen et al.
patent: 2007/0153577 (2007-07-01), Guterman
patent: 2008/0055985 (2008-03-01), Kanda
U.S. Appl. No. 12/491,638, filed Jun. 25, 2009, Futatsuyama et al.
Edahiro Toshiaki
Shimizu Yuui
Ho Hoai V
Kabushiki Kaisha Toshiba
Norman James G
Oblon, Spivak McClelland, Maier & Neustadt, L.L.P.
LandOfFree
Nonvolatile semiconductor memory device and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile semiconductor memory device and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2619096