Nonvolatile semiconductor memory device

Details Nonvolatile semiconductor memory device Nonvolatile semiconductor memory device

2000-03-17

2001-08-07

Phan, Trong (Department: 2818)

Static information storage and retrieval

Floating gate

Particular connection

C365S185290

Reexamination Certificate

active

06272045

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a nonvolatile semiconductor memory device for reading stored data at an increased speed without causing a delay in the speed for writing data.
2. Description of the Related Art
As disclosed in Japanese laid-open patent publications Nos. 4-278297, 6-302190, and 8-46159, nonvolatile semiconductor memory devices are generally also called EEPROM (Electrically Erasable Programmable ROM). One known EEPROM that can be fabricated as a highly integrated circuit is a NAND-cell-type EEPROM comprising a plurality of series-connected memory transistors. Each of the memory transistors has a MOSFET structure including a floating gate and a control gate that are accumulated on a semiconductor substrate with an insulating film interposed therebetween. The memory transistors are connected in series such that adjacent ones of the memory transistors share a source and a drain. The NAND cells are arranged in a matrix, making up a memory cell array. Drains at ends of the NAND cells arranged along the columns of the memory cell array are connected in common to a bit line through respective selection gate transistors, and sources at opposite ends of the NAND cells are connected to a common source line through respective selection gate transistors. Control gates of the memory transistors and gate electrodes of the selection gate transistors are connected in common to a control gate line (word line) and a selecting gate line, respectively, along the rows of the memory cell array.
Data are written successively from memory transistors that are farther from the bit line. In the case of an n channel, a high potential (20 V or the like) is applied to the control gate of a selected memory transistor, and an intermediate potential (e.g., 10 V) is applied to the control gate of an unselected memory transistor positioned closer to the bit line than the selected memory transistor and the gate of a selection gate transistor. At this time, the potential of the bit line is transmitted via the selection gate transistor and the unselected memory transistor to the drain of the selected memory transistor.
For writing data “1”, a high electric field is applied between the gate and drain of the selected memory transistor, and electrons are injected from the substrate into the floating gate, changing the threshold of the selected memory transistor in a positive direction. When data to be written is “0” or is not present, there are no threshold changes.
For erasing data, a high potential is applied to the p-type substrate, and a potential of 0 V is applied to the control gates of all the memory transistors and the gates of the selection gate transistors. In all the memory transistors, electrons of the floating gates are discharged into the substrate, changing the threshold in a negative direction.
For reading data, a selection gate transistor and an unselected memory transistor which is closer to the bit line than the selected memory transistor are turned on, and a potential of 0 V is applied to the gate of the selected memory transistor. At this time, data “0” or “1” is determined by reading a current flowing through the bit line.
In the conventional nonvolatile semiconductor memory devices, since a high potential is supplied to the bit line for writing data, the selected transistors need to comprise transistors having a high withstand voltage (large resistance). Therefore, when data are read, the current drive capability is lowered, and the speed at which to read the data is reduced. If enhanced transistors having a large current drive capability are used as the selected transistors for achieving a desired data reading speed, then it is necessary to lower the writing drain potential as no withstand voltage is available when writing data, resulting in a reduction in the data writing speed. These problems are caused because one selected transistor is used for both writing data and reading data.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a nonvolatile semiconductor memory device which is capable of reading stored data at an increased speed without causing a delay in the speed for writing data.
According to the present invention, a nonvolatile semiconductor memory device has a group of signal line selecting transistors for selecting signal lines to write data in and read data from memory elements. The group of signal line selecting transistors include writing signal line selecting transistors and reading signal line selecting transistors.
For writing data, a high potential required to write the data is applied to selected bit lines by a writing circuit. Due to the high potential applied, the writing signal line selecting transistors comprise transistors having a large resistance with a thick gate oxide film. For reading data, a potential required to read the data is supplied from a sense amplifier. Because the supplied potential is low, the reading signal line selecting transistors comprise ordinary transistors.
Therefore, there are two types of signal line selecting transistors for writing data and reading data. Since the writing signal line selecting transistors are used to write data and the reading signal line selecting transistors are used to read data, the speed for reading data is prevented from being lowered and the speed for writing data is also prevented from being lowered.
As described above, the two types of signal line selecting transistors for writing data and reading data are employed. The reading signal line selecting transistors comprise enhanced transistors with a reduced resistance for an increased current drive capability. Therefore, the speed for reading data can be increased.
The above and other objects, features, and advantages of the present invention will become apparent from the following description referring to the accompanying drawings which illustrate an example of a preferred embodiment of the present invention.


REFERENCES:
patent: 5198998 (1993-03-01), Kobatake
patent: 5978273 (1999-11-01), Shigemura
patent: 6141250 (2000-10-01), Kashimura
patent: 6144584 (2000-11-01), Kumori
patent: 4-278297 (1992-10-01), None
patent: 6-302190 (1994-10-01), None
patent: 8-46159 (1996-02-01), None
patent: 9-504898 (1997-05-01), None

Affiliated with

Also associated with

Rating

Nonvolatile semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2438724