Nonvolatile semiconductor memory device

Details Nonvolatile semiconductor memory device Nonvolatile semiconductor memory device

1994-05-26

1998-12-01

Zarabian, A.

Static information storage and retrieval

Floating gate

Particular biasing

36518529, G11C 1134

Patent

active

058448420

ABSTRACT:
Within an EEPROM having a memory array in which the electrically erasable nonvolatile storage elements are arranged in a matrix form, an erasing control circuit is included, which performs at least the read out operation one time on the corresponding memory cells after an erasing operation is performed in connection therewith in accordance with externally supplied erasing operation instructions. The erasing operation is automatically performed by the internal erasing control circuit while the EEPROM is electrically isolated from the microprocessor in response to instructions from the microprocessor. The control by the microprocessor requires only a slightly short period of time during which the erasing commencement is instructed while the EEPROM remains in the system during the erasing operation. In one aspect of the present invention, a Vcc power source is applied to a source region or a drain region of each nonvolatile semiconductor memory cell, and an erasure voltage having a polarity opposite to that of the Vcc power source is applied to a control gate electrode. The erasure voltage is supplied to a voltage conversion circuit provided within the nonvolatile memory device. Accordingly, erasure operation can be realized by the Vcc single power source. Further, substantial terminals of the collective erasure operation are individually controlled for every memory element or every collective memory element in response to the individual erasure speed of each memory element.

REFERENCES:
patent: 4203158 (1980-05-01), Frohman-Bentchkowsky et al.
patent: 4266628 (1981-05-01), Perlegos et al.
patent: 4279024 (1981-07-01), Schrenk
patent: 4376947 (1983-03-01), Chiu et al.
patent: 4412309 (1983-10-01), Kuo
patent: 4437174 (1984-03-01), Masuoka
patent: 4460982 (1984-07-01), Gee et al.
patent: 4661833 (1987-04-01), Mizutani
patent: 4698750 (1987-10-01), Wilkie et al.
patent: 4758986 (1988-07-01), Kuo
patent: 4763305 (1988-08-01), Kuo
patent: 4797856 (1989-01-01), Lee et al.
patent: 4805151 (1989-02-01), Terada et al.
patent: 4811294 (1989-03-01), Kobayashi et al.
patent: 4878203 (1989-10-01), Arakawa
patent: 4888734 (1989-12-01), Lee et al.
patent: 4924437 (1990-05-01), Paterson et al.
patent: 4939690 (1990-07-01), Momodomi et al.
patent: 4949309 (1990-08-01), Rao
patent: 4958317 (1990-09-01), Terada et al.
patent: 4998220 (1991-03-01), Eitan et al.
patent: 5032881 (1991-07-01), Sardo et al.
patent: 5034922 (1991-07-01), Burgess
patent: 5053990 (1991-10-01), Kreifels et al.
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5175840 (1992-12-01), Sawase et al.
patent: 5222046 (1993-06-01), Kreifels
K. Komori et al., "A High Performance Memory Cell Technology for Mega Bit EPROMs", 1985 IEEE, pp. 627-630.
G. Samachisa et al., "A 128K Flash EEPROM Using Double-Polysilicon Technology", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 5, Oct. 1987, pp. 676-683.
V. Kynett, et al., "An In-System Reprogrammable 23K.times.8 CMOS Flash Memory", IEEE Journal of Solid State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1157-1163.
K. Seki, et al., "An 80-ns 1-Mb Flash Memory Unit With On-Chip Erase/Erase-Verify Controller," IEEE Journal of Solid-State Circuits, vol. 25, No. 5, Oct. 1990, pp. 1147-1152.
H. Kume et al., "A Flash-Erase EEPROM Cell With an Asymmetric Source and Drain Structure", 1987 IEDM Proc., pp. 560-563.
V. Kynett et al., "An In-System Reprogrammable 32K.times.8 CMOS Flash Memory", IEEE Journal of Solid State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1157-1163.
S. Haddad et al., "Degradations Due to Hole Trapping in Flash Memory Cells", IEEE Electron Device Letters, vol. 10, No. 3, Mar. 1989, pp. 117-119.
S. D'Arrigo et al., "A 5V-Only 256K Bit CMOS Flash EEPROM", IEEE Solid State Circuits Conference, Feb. 1989, pp. 132-133, 313.
"A 16Kb Electrically Erasable Nonvolatile Memory," by Johnson et al., Intl. Solid-State Circuits Conf. (pp. 152-153 & 211), Feb. 14, 1980.
"A 128K Flash EEPROM Using Double Polysilicon Technology" by Somachisa et al., Intl. Solid-State Circuits Conf. (pp. 76-77 & 345), Feb. 25, 1987.
"An In-System Reprogrammable 32K.times.8 CMOS Flash Memory", by Kynett et al, IEEE Journal of Solid-State Circuits, (vol. 23, #5, pp. 1157-1163), Oct. 1988.
"A Flash-Erase EEPROM Cell with an Asymmetric Source & Drain Structure", by Kume et al., Proceedings of the EDM-Int'l Electron Devices Mtg., Dec. 1987 .

Affiliated with

Also associated with

Rating

Nonvolatile semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2400818