Static information storage and retrieval – Floating gate – Particular biasing
Patent
1995-06-01
1998-07-14
Hoang, Huan
Static information storage and retrieval
Floating gate
Particular biasing
36518518, 36518519, 3651853, G11C 1134
Patent
active
057814767
ABSTRACT:
Within an EEPROM having a memory array in which the electrically erasable nonvolatile storage elements are arranged in a matrix form, an erasing control circuit is included, which performs at least the read out operation one time on the corresponding memory cells after an erasing operation is performed in connection therewith in accordance with externally supplied erasing operation instructions. The erasing operation is automatically performed by the internal erasing control circuit while the EEPROM is electrically isolated from the microprocessor in response to instructions from the microprocessor. The control by the microprocessor requires only a slightly short period of time during which the erasing commencement is instructed while the EEPROM remains in the system during the erasing operation. In one aspect of the present invention, a Vcc power source is applied to a source region or a drain region of each nonvolatile semiconductor memory cell, and an erasure voltage having a polarity opposite to that of the Vcc power source is applied to a control gate electrode. The erasure voltage is supplied to a voltage conversion circuit provided within the nonvolatile memory device. Accordingly, erasure operation can be realized by the Vcc single power source. Further, substantial terminals of the collective erasure operation are individually controlled for every memory element or every collective memory element in response to the individual erasure speed of each memory element.
REFERENCES:
patent: 4460982 (1984-07-01), Gee et al.
patent: 4698750 (1987-10-01), Wilkie et al.
patent: 4805151 (1989-02-01), Terada et al.
patent: 4811294 (1989-03-01), Kobayashi et al.
patent: 5034922 (1991-07-01), Burgess
patent: 5053990 (1991-10-01), Kreifels et al.
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5222046 (1993-06-01), Kreifels et al.
Kubota Yasurou
Kume Hitoshi
Muto Tadashi
Seki Koichi
Shoji Kazuyoshi
Hitachi , Ltd.
Hitachi ULSI Engineering Co., Ltd.
Hoang Huan
LandOfFree
Nonvolatile semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1889638