Nonvolatile semiconductor memory circuit including a reliable se

Details Nonvolatile semiconductor memory circuit including a reliable se Nonvolatile semiconductor memory circuit including a reliable se

1989-11-06

1991-10-15

Popek, Joseph A.

Static information storage and retrieval

Floating gate

Particular biasing

365205, 365208, 36518905, G11C 1134, G11C 702

Patent

active

050580620

ABSTRACT:
A nonvolatile memory device has a memory cell having its gate connected to a word line, its source connected to a ground potential and its drain connected to a power supply voltage via a bit line and a dummy cell having its gate connected to the word line, its source connected to the source potential and its drain connected to the power supply voltage via a dummy bit line. The bit line and the dummy bit line are connected to reset and set terminals of a sense amplifier circuit comprising a flip-flop circuit and a latch type of sense amplifier. The conductance of the dummy cell is made smaller than that of the memory cell so that the speed at which the potential on the bit line is lowered depends on the state of injection of electrons into the memory cell as compared with the speed at which the potential on the dummy bit line at a time of reading data. The flip-flop circuit is reset or set in accordance with the speed at which the potential on the bit line is lowered and then the latch type of sense amplifier operates to latch the output of the flip-flop circuit and output it as read data.

REFERENCES:
patent: 4031524 (1977-06-01), Heeren
patent: 4144590 (1979-03-01), Kitagawa et al.
patent: 4185321 (1980-01-01), Iwahashi et al.
patent: 4223394 (1980-09-01), Pathak et al.
patent: 4270190 (1981-05-01), Jindra et al.
patent: 4301518 (1981-11-01), Klaas
patent: 4384349 (1983-05-01), McElroy
patent: 4404659 (1983-09-01), Kihara et al.
patent: 4425632 (1984-01-01), Iwahashi et al.
patent: 4494219 (1985-01-01), Tanaka et al.
patent: 4677590 (1987-06-01), Arakawa
patent: 4713797 (1987-12-01), Morton et al.
patent: 4761765 (1988-08-01), Hashimoto
patent: 4769787 (1988-09-01), Furusawa et al.
patent: 4799195 (1989-01-01), Iwahashi et al.
patent: 4819212 (1989-04-01), Nakai et al.
patent: 4858194 (1989-08-01), Terada et al.
patent: 4930105 (1990-05-01), Matsumoto et al.
patent: 4972378 (1990-11-01), Kitagawa et al.
"A Fast 8K.times.8 CMOS SRAM with Internal Power Down Design Techniques", Sood et al.; IEEE 1985 Journal of Solid-State Circuits, pp. 941-950.
"Wide Operating Voltage Range and Low Power Consumption EPROM Structure for Consumer Oriented ASIC Applications", Maruyama et al.; IEEE 1988 CICC, pp. 4.1.1-4.1.4.

Affiliated with

Also associated with

Rating

Nonvolatile semiconductor memory circuit including a reliable se does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile semiconductor memory circuit including a reliable se, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory circuit including a reliable se will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-996318