Static information storage and retrieval – Interconnection arrangements
Reexamination Certificate
2007-08-16
2009-02-03
Luu, Pho M. (Department: 2824)
Static information storage and retrieval
Interconnection arrangements
C365S185050, C365S185260, C365S185270
Reexamination Certificate
active
07486533
ABSTRACT:
A nonvolatile semiconductor memory in which the area of each memory cell is small and which can perform high-speed operation with accuracy. A pair of honeycomb-like diffusion layers which are deviated from each other by a quarter-pitch are formed. Memory transistors (MemoryTr) and select transistors (SelectTr) are formed at portions where a pair of adjacent word lines pass over one diffusion layer and at portions where another pair of adjacent word lines pass over the other diffusion layer. In this case, the memory transistors and the select transistors are arranged so as to form a memory cell between a pair of bit lines connected to each diffusion layer. As a result, though the select transistors are located, many memory cells can be arranged like an array in a small layout area.
REFERENCES:
patent: 5406514 (1995-04-01), Yoneda
patent: 5787035 (1998-07-01), Kang et al.
patent: 6614684 (2003-09-01), Shukuri et al.
patent: 7020018 (2006-03-01), Hsieh et al.
patent: 05-174583 (1993-07-01), None
patent: 10-093057 (1998-04-01), None
Arent & Fox LLP
Fujitsu Microelectronics Limited
Luu Pho M.
LandOfFree
Nonvolatile semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4112262