Static information storage and retrieval – Floating gate – Data security
Patent
1994-12-19
1996-04-30
Clawson, Jr., Joseph E.
Static information storage and retrieval
Floating gate
Data security
36518509, 36518511, 36518522, 36518805, 365195, 365196, 36523008, G11C 1606
Patent
active
055131360
ABSTRACT:
A nonvolatile memory comprises a memory array and a control circuit coupled to the memory array for performing memory operations with respect to the memory array. A storage circuit associated with the memory array is provided for storing a data. When the data is stored in the storage circuit, the memory array is locked from being accessed for the memory operations. A logic circuit is coupled to the control circuit and the storage circuit for preventing the control circuit from accessing the memory array with respect to the memory operations in accordance with the data. The logic circuit prevents the control circuit from accessing the memory array when the storage circuit stores the data. A control input is provided for receiving a control signal. The control signal is applied to the logic circuit and can be in a first voltage state and a second voltage state. When the control signal is in the first voltage state, the logic circuit is enabled to lock the memory array with respect to the memory operations in accordance with the data stored in the storage circuit. When the control signal is in the second voltage state, the logic circuit is disabled to lock the memory array and the memory array is allowed for the memory operations regardless of the data stored in the storage circuit.
REFERENCES:
patent: 4228528 (1988-10-01), Cenker et al.
patent: 4358833 (1982-11-01), Folmsbee et al.
patent: 4538245 (1985-08-01), Smarandoiu et al.
patent: 4811293 (1989-03-01), Knothe et al.
patent: 4811294 (1989-03-01), Kobayashi et al.
patent: 4931997 (1990-06-01), Mitsuishi et al.
patent: 4961172 (1990-10-01), Shubat et al.
patent: 5014191 (1991-05-01), Padgaonkar et al.
patent: 5034922 (1991-07-01), Burgess
patent: 5046046 (1991-09-01), Sweha et al.
patent: 5065364 (1991-11-01), Atwood et al.
patent: 5175840 (1992-12-01), Sawase et al.
patent: 5197034 (1993-03-01), Fandrich et al.
patent: 5216633 (1993-06-01), Weon et al.
patent: 5222046 (1993-06-01), Kreifels et al.
patent: 5224070 (1993-06-01), Fandrich et al.
patent: 5233559 (1993-08-01), Brennan, Jr.
patent: 5239505 (1993-08-01), Fazio et al.
patent: 5245572 (1993-09-01), Kosonocky et al.
patent: 5249158 (1983-09-01), Kynett et al.
patent: 5278786 (1994-01-01), Kawauchi et al.
patent: 5280449 (1994-01-01), Oldham
patent: 5287310 (1994-02-01), Schreck et al.
patent: 5293344 (1994-03-01), Akaogi
patent: 5293610 (1994-03-01), Schwarz
patent: 5325499 (1994-06-01), Kummer et al.
patent: 5327380 (1994-07-01), Kersh et al.
patent: 5327383 (1994-07-01), Merchant et al.
patent: 5333300 (1994-07-01), Fandrich
patent: 5369647 (1994-11-01), Kreifels et al.
Fandrich Mickey L.
Fedel Salim B.
Kynett Virgil N.
Price Thomas C.
Clawson Jr. Joseph E.
Intel Corporation
LandOfFree
Nonvolatile memory with blocks and circuitry for selectively pro does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile memory with blocks and circuitry for selectively pro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory with blocks and circuitry for selectively pro will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-634223