Nonvolatile memory system, semiconductor memory and writing...

Details Nonvolatile memory system, semiconductor memory and writing... Nonvolatile memory system, semiconductor memory and writing...

2001-11-27

2002-09-17

Lebentritt, Michael S. (Department: 2824)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185220, C365S185290

Reexamination Certificate

active

06452838

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to information writing for a nonvolatile semiconductor memory, and more particularly to a nonvolatile memory system with improved single-sector erasing.
2. Description of the Related Art
A flash memory, which is a kind of EEPROM (Electrically Erasable Programmable Read Only Memory), employs nonvolatile memory elements, such as MOSFETS, (metal-oxide semiconductor field-effect transistors), each having a control gate and a floating gate. The flash memory stores information in individual memory cells, each constituted by a MOSFET according to the transistor threshold voltage. In such a flash memory, the threshold voltage is set low (logic “0”) during the writing operation by putting the drain voltage of the nonvolatile memory element at, for example, 5 V, and by putting the word line connected to the control gate CG at, for example, −10 V as shown in
FIG. 18
, so as to draw electrical charge from the floating gate FG into the drain region. During an erasing operation, the threshold is set high (logic “1”) by putting the well region at −5 V, for example, and the control gate CG at a voltage as high as 10 V (logic “1”) so as to inject negative charge into the floating gate FG as shown in FIG.
19
. Thus, one-bit data is stored in one memory cell.
SUMMARY OF THE INVENTION
In a typical conventional flash memory, control gates of a plurality of memory cells are connected to one word line. With the plurality of memory cells connected to the word line as a basic unit (hereinafter called a ‘sector’), erasing, writing, and reading operations are performed in respective operating modes. For example, the erasing operation is simultaneously performed in a plurality of memory cells having a common word line, on a sector basis, and a specific memory cell is not selectively erasable.
On the other hand, the conventional writing operation is performed by raising the threshold as shown in FIG.
20
(
a
) after the sector erasing operation has been performed once, applying −10 V to the word line connected to the memory cell whose threshold is to be lowered, and applying 5 V to the drain. As a result, the threshold of the written memory cell becomes lower than the verify voltage Vpv as shown in FIG.
20
(
b
).
Although 0 V is applied to the drains of memory cells that are not written, that is, those whose thresholds are not intended to be lowered, a voltage as great as −10 V is applied to the gates of the other memory cells sharing the word line with the written cell. Consequently, there occurs a phenomenon, called a “disturbance”, in which the threshold is slightly lowered for all of the memory cells connected to the word line. Even memory cells that are not to be written are subjected to a slight threshold voltage change (in this instance, voltage drop), though only the threshold of a specific memory cell to be written is desired to be varied. This disturbance is called a “disturbance related to a word line”, or “word disturbance”, since it occurs when voltage is applied mainly to the word line.
Due to the word disturbance, the writing operation requires prior single-sector erasing, as shown with reference to FIGS.
20
(
a
)-
20
(
f
). When the plurality of memory cells connected to a common word line are subjected to single-sector erasing initially, the thresholds of the plurality of memory cells are all put in the erased state (FIG.
20
(
a
)). Then, the writing operation is performed so as to put the threshold of a specific memory cell selectively in the written state (FIG.
20
(
b
)). At this time, the plurality of memory cells substantially consist of a first memory cell group whose threshold voltage is in the erased state (shown by a dotted line of FIG.
20
(
c
)) and a second memory cell group whose threshold voltage is in the written state (shown by a dotted line of FIG.
20
(
d
)).
Since the memory cells cannot be erased selectively, only the first memory cell group remains writable. Therefore, any one of the cells in the first memory cell group can be selected and written. Then, when the word disturbance occurs, the threshold voltage of the not-written memory cells is lowered, as shown by a solid line in FIGS.
20
(
c
)-
20
(
d
).
If no single-sector erasing is performed, the multiple repetition of disturbance resulting from repeated writing operations lowers the threshold of the memory cell below a word line reading voltage level Vr at the time of reading data, as shown in FIG.
20
(
e
), and causes error data to be read out. Further, the threshold of the memory cell becomes lower than the ground potential Vss, whereby the memory cell is turned ON even though not selected, as shown in FIG.
20
(
f
). When a memory cell connected to a different word line but to a common source line is selected, the charge on the data line flows into the source through the memory cell whose threshold is lower than the aforementioned ground potential Vss, with the result again that error data may be read out.
A system of increasing the threshold of a memory cell through the writing operation is also known, by making the low threshold state an erased state depending on the memory array configuration. However, a disturbance phenomenon still exists in such a writing system because the threshold of a non-written memory cell having a common word line at the time of writing becomes slightly higher (see FIGS.
21
(
c
),
21
(
d
)). When disturbance is repeated several times, the threshold of the memory cell becomes higher than the word line reading level Vr at the time of reading data as shown in FIG.
21
(
e
). Again, error data may be read out.
FIGS.
22
(
a
)-
22
(
f
) show an information map of sectors controlled by one word line. As shown in FIGS.
22
(
a
)-
22
(
c
), a 512-byte (4096-bit) memory cell is connected to one word line. The effective utilization of the memory can be planned by providing within the same sector a mixture of a storage area (hereinafter called the “system area”), which is usually not written by general users, for storing OS (operating system) information, sector control information and the like, and a storage area (hereinafter called the “user area”) to which users are allowed to write information freely. The number of bits in the system area is far smaller than the number of bits in the user area.
In the flash memory of such a storage system, predetermined data is written to the system area, whereas the unwritten user area is offered to the user. It would be convenient to be able to selectively write to the memory cells in the large user area so as to permit repeated “additional” writing operations, without affecting the already-written system area, and without first erasing the system area. In other words, it would be convenient for the user to be able to write to the unwritten user area without requiring an intermediate sector erase. However, such additional writing operations have not been possible because of disturbance, which prevents the reliability of information stored in the conventional flash memory from being assured.
Even though such additional writing has been conceivable, there has been a substantial limit on the number of additional writing operations to be repeated continuously in consideration of the threshold variation due to the disturbance. By way of example, as few as two consecutive writing operations have compromised the integrity of stored data in the prior art, due to disturbance.
Furthermore, the memory itself has not been designed for use in the manner mentioned above. For this reason, if additional writing is carried out in the conventional flash memory, the time required for the additional writing is extremely long, a burden too heavy for the system software because of the necessity to synthesize the read data and the additional write data, and to write the data combination after reading out the data in the sector involved and then subjecting the sector to single-sector erasing as discussed above.
An object of the present invention is to provide a

Affiliated with

Also associated with

Rating

Nonvolatile memory system, semiconductor memory and writing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile memory system, semiconductor memory and writing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory system, semiconductor memory and writing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2861558