Static information storage and retrieval – Floating gate – Particular connection
Patent
1996-09-24
1998-05-05
Le, Vu A.
Static information storage and retrieval
Floating gate
Particular connection
365200, 36518533, G11C 700
Patent
active
057485275
ABSTRACT:
A flash memory array comprises a primary row line and a redundant row line each having memory cells therealong. A method of accessing the flash memory array comprises preprogramming all said memory cells. Next, all memory cells are erased simultaneously. Subsequently, all memory cells along the primary row line are programmed and the cells along the redundant row line are selectively programmed. The primary row line is bypassed during any read cycle.
REFERENCES:
patent: 5058071 (1991-10-01), Kohda et al.
patent: 5157628 (1992-10-01), Tani
patent: 5220518 (1993-06-01), Haq
patent: 5233559 (1993-08-01), Brennan, Jr.
patent: 5329488 (1994-07-01), Hashimoto
patent: 5388076 (1995-02-01), Ihara
Gonzalez Fernando
Lee Roger R.
Le Vu A.
Micro)n Technology, Inc.
LandOfFree
Nonvolatile memory having transistor redundancy does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile memory having transistor redundancy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory having transistor redundancy will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-62475