Static information storage and retrieval – Addressing – Plural blocks or banks
Reexamination Certificate
2008-03-05
2010-10-12
Luu, Pho M (Department: 2824)
Static information storage and retrieval
Addressing
Plural blocks or banks
C365S185090, C365S185040, C365S185110, C365S185170
Reexamination Certificate
active
07813212
ABSTRACT:
A nonvolatile memory having a non-power of two memory capacity is provided. The nonvolatile memory device includes at least one plane. The plane includes a plurality of blocks with each of the blocks divided into a number of pages and each of the blocks defined along a first dimension by a first number of memory cells for storing data, and along a second dimension of by a second number of memory cells for storing data. The nonvolatile memory has a non-power of two capacity proportionally related to a total number of memory cells in said plane. The nonvolatile memory also includes a plurality of row decoders. An at least substantially one-to-one relationship exists, in the memory device, for number of row decoders to number of pages. Each of the row decoders is configured to facilitate a read operation on an associated page of the memory device.
REFERENCES:
patent: 5093805 (1992-03-01), Singh
patent: 5220518 (1993-06-01), Haq
patent: 5854763 (1998-12-01), Gillingham et al.
patent: 6816407 (2004-11-01), Rolandi
patent: 6965523 (2005-11-01), Rolandi
patent: 7313022 (2007-12-01), Takeuchi et al.
patent: 2007/0201279 (2007-08-01), Nakamura et al.
patent: 2007/0206419 (2007-09-01), Makino
patent: 2007/0246807 (2007-10-01), Hara et al.
patent: 2008/0133824 (2008-06-01), Kim
patent: 2009/0046512 (2009-02-01), Halloush et al.
patent: 2009/0204747 (2009-08-01), Lavan et al.
Imamiya, K. et al., “A 125-mm2 1-Gb NAND Flash Memory with 10-MByte/s Program Speed”, IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002, pp. 1493-1501.
Lee J. et al., “A 90-nm CMOS 1.8-V 2Gb NAND Flash Memory for Mass Storage Applications”, IEEE Journal of Solid-State Circuits, vol. 38, No. 11, Nov. 2003. pp. 1934-1942.
Takeuchi, K. et al, “A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput”, Solid-State Circuits, 2006 IEEE International Conference Digest of Technical Papers, Session 7, Feb. 6-9, 2006, pp. 507-516, ISBN: 1-4244-0079-1.
Samsung Electronics Co. Ltd, “2G× 8 Bit NAND Flash Memory”, K9GAG08U0M, Apr. 12, 2006, pp. 1-48.
Toshiba, “16 GBIT (2G× 8 Bit) CMOS NAND E2PROM (Multi-Level-Cell)”, TC58NVG4D1DTG00, Nov. 9, 2006, pp. 1-64.
Choi, Young, “16-Gbit MLC NAND Flash Weighs In”, EETimes.com, Jul. 7, 2007, pp. 1-3, http://www.eetimes.com/showArticle.jhtml?articleID=201200825.
Bui Tha-O
Hammond Daniel A.
Luu Pho M
MOSAID Technologies Incorporated
LandOfFree
Nonvolatile memory having non-power of two memory capacity does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile memory having non-power of two memory capacity, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory having non-power of two memory capacity will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4193164