Static information storage and retrieval – Floating gate – Particular biasing
Patent
1996-11-25
1998-09-15
Nelms, David C.
Static information storage and retrieval
Floating gate
Particular biasing
365194, G11C 1134
Patent
active
058089365
ABSTRACT:
A nonvolatile memory includes a matrix array of nonvolatile memory cells arranged in rows and columns, ones of the memory cells arranged in rows being connected to word lines and ones of the memory cells arranged in columns being connected to bit lines. A selection logic circuitry receives programming data and produces a row selection signal and a column selection signal. A row decoder is responsive to the row selection signal for selecting one of the word lines, and a column decoder is responsive to the column selection signal for selecting at least one of the bit lines. When the nonvolatile memory is programmed, the programming data is supplied to the selection logic circuitry, and a write-in voltage is supplied to the row decoder for a period that is inversely variable with the write-in voltage so that hot electrons are trapped in the memory cell which is connected to the selected bit line as well as to the selected word line.
REFERENCES:
patent: 4267603 (1981-05-01), Osakabe et al.
patent: 5623444 (1997-04-01), Gotou et al.
NEC Corporation
Nelms David C.
Tran Michael T.
LandOfFree
Nonvolatile memory for trapping electrons in selected cells duri does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile memory for trapping electrons in selected cells duri, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory for trapping electrons in selected cells duri will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-95532