Nonvolatile memory device and refreshing method

Details Nonvolatile memory device and refreshing method Nonvolatile memory device and refreshing method

1998-06-29

2000-12-26

Nelms, David

Static information storage and retrieval

Floating gate

Multiple values

36518508, G11C 1134

Patent

active

061669490

ABSTRACT:
At the data programming time, data of a plurality of bits are transformed by a data transforming logic circuit into data (multi-value data) according to the combination of the bits, and the transformed data are sequentially transferred to a latch circuit connected to the bit lines of a memory array. A program pulse is generated according to the data latched in the latch circuit and is applied to a memory element of a selected state corresponding to the multi-value data. At the data reading operation, the states of the memory elements are read out by changing the read voltage to intermediate values of the individual threshold values and are transferred to and latched in a register for storing the multi-value data, so that the original data may be restored by a data inverse transforming logic circuit on the basis of the multi-value data stored in the register. As a result, the peripheral circuit scale of the memory array can be suppressed to a relatively small size, and a programming operation performed in a short time can be realized.

REFERENCES:
patent: 4435786 (1984-03-01), Tickle
patent: 4860258 (1989-08-01), Fruhauf et al.
patent: 4964079 (1990-10-01), Devin
patent: 5059554 (1991-10-01), Spinner et al.
patent: 5084417 (1992-01-01), Joshi et al.
patent: 5138576 (1992-08-01), Madurawe
patent: 5151387 (1992-09-01), Brady et al.
patent: 5163021 (1992-11-01), Mehrotra et al.
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5200920 (1993-04-01), Norman et al.
patent: 5293560 (1994-03-01), Harari
patent: 5365486 (1994-11-01), Schreck
patent: 5412601 (1995-05-01), Sawada et al.
patent: 5440505 (1995-08-01), Fazio et al.
patent: 5450363 (1995-09-01), Christopherson
patent: 5487036 (1996-01-01), Akaogi et al.
patent: 5539688 (1996-07-01), Yiu et al.
patent: 5544099 (1996-08-01), Hara
patent: 5555204 (1996-09-01), Endoh et al.
patent: 5566125 (1996-10-01), Fazio
patent: 5615153 (1997-03-01), Yiu et al.
patent: 5675537 (1997-10-01), Bill et al.
patent: 5677868 (1997-10-01), Takahashi et al.
patent: 5677869 (1997-10-01), Fazio et al.
patent: 5687114 (1997-11-01), Khan
patent: 5694357 (1997-12-01), Mori
patent: 5745409 (1998-04-01), Wong et al.
patent: 5748533 (1998-05-01), Dunlap et al.
patent: 5754469 (1998-05-01), Hung et al.
patent: 5754475 (1998-05-01), Bill et al.
patent: 5757699 (1998-05-01), Takeshima et al.
patent: 5768188 (1998-06-01), Park et al.
patent: 5768191 (1998-06-01), Choi et al.
patent: 5768193 (1998-06-01), Lee et al.
patent: 5796652 (1998-08-01), Takeshima et al.
patent: 5831900 (1998-11-01), Miyamoto
Digest of Technical Papers, TP 2.1: A 3.3V 128Mb Multi-Level NAND Flash Memory for Mass Storage Applications, T. Jung, et al., ISSCC96/Session 2/Flash Memory/Paper TP 2.1, 1996 EE International Solid State Circuits Conf.

Affiliated with

Also associated with

Rating

Nonvolatile memory device and refreshing method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile memory device and refreshing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory device and refreshing method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1002221